{"id":"https://openalex.org/W3135627664","doi":"https://doi.org/10.2478/jaiscr-2021-0007","title":"Hardware Rough Set Processor Parallel Architecture in FPGA for Finding Core in Big Datasets","display_name":"Hardware Rough Set Processor Parallel Architecture in FPGA for Finding Core in Big Datasets","publication_year":2021,"publication_date":"2021-01-29","ids":{"openalex":"https://openalex.org/W3135627664","doi":"https://doi.org/10.2478/jaiscr-2021-0007","mag":"3135627664"},"language":"en","primary_location":{"id":"doi:10.2478/jaiscr-2021-0007","is_oa":true,"landing_page_url":"https://doi.org/10.2478/jaiscr-2021-0007","pdf_url":"https://www.sciendo.com/pdf/10.2478/jaiscr-2021-0007","source":{"id":"https://openalex.org/S4210223945","display_name":"Journal of Artificial Intelligence and Soft Computing Research","issn_l":"2083-2567","issn":["2083-2567","2449-6499"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317241","host_organization_name":"Polish Neural Network Society, the University of Social Sciences in Lodz & Czestochowa University of Technology","host_organization_lineage":["https://openalex.org/P4310317241"],"host_organization_lineage_names":["Polish Neural Network Society, the University of Social Sciences in Lodz & Czestochowa University of Technology"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Artificial Intelligence and Soft Computing Research","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.sciendo.com/pdf/10.2478/jaiscr-2021-0007","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080392041","display_name":"Maciej Kopczy\u0144ski","orcid":"https://orcid.org/0000-0001-7846-1075"},"institutions":[{"id":"https://openalex.org/I1323121030","display_name":"Bialystok University of Technology","ror":"https://ror.org/02bzfsy61","country_code":"PL","type":"education","lineage":["https://openalex.org/I1323121030"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Maciej Kopczy\u0144ski","raw_affiliation_strings":["Faculty of Computer Science , Bialystok University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Computer Science , Bialystok University of Technology","institution_ids":["https://openalex.org/I1323121030"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090029423","display_name":"Tomasz Grze\u015b","orcid":"https://orcid.org/0000-0002-6039-6153"},"institutions":[{"id":"https://openalex.org/I1323121030","display_name":"Bialystok University of Technology","ror":"https://ror.org/02bzfsy61","country_code":"PL","type":"education","lineage":["https://openalex.org/I1323121030"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Tomasz Grze\u015b","raw_affiliation_strings":["Faculty of Computer Science , Bialystok University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Computer Science , Bialystok University of Technology","institution_ids":["https://openalex.org/I1323121030"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5090029423"],"corresponding_institution_ids":["https://openalex.org/I1323121030"],"apc_list":null,"apc_paid":null,"fwci":0.9131,"has_fulltext":true,"cited_by_count":7,"citation_normalized_percentile":{"value":0.77749021,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":"11","issue":"2","first_page":"99","last_page":"110"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11063","display_name":"Rough Sets and Fuzzy Logic","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11063","display_name":"Rough Sets and Fuzzy Logic","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10538","display_name":"Data Mining Algorithms and Applications","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14339","display_name":"Image Processing and 3D Reconstruction","score":0.9750999808311462,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8697525262832642},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7801015377044678},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.6391883492469788},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5951269865036011},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5926210284233093},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5563703775405884},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5533021092414856},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.507921040058136},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.5064786672592163},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.46269139647483826},{"id":"https://openalex.org/keywords/big-data","display_name":"Big data","score":0.4450475871562958},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4405670464038849},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.4333762526512146},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4279518127441406},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.42752042412757874},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.4156104624271393},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4107089638710022},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4075622856616974},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.33398205041885376},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24436935782432556},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17892491817474365},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15715238451957703}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8697525262832642},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7801015377044678},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.6391883492469788},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5951269865036011},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5926210284233093},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5563703775405884},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5533021092414856},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.507921040058136},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.5064786672592163},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.46269139647483826},{"id":"https://openalex.org/C75684735","wikidata":"https://www.wikidata.org/wiki/Q858810","display_name":"Big data","level":2,"score":0.4450475871562958},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4405670464038849},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.4333762526512146},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4279518127441406},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.42752042412757874},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.4156104624271393},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4107089638710022},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4075622856616974},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.33398205041885376},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24436935782432556},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17892491817474365},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15715238451957703},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.2478/jaiscr-2021-0007","is_oa":true,"landing_page_url":"https://doi.org/10.2478/jaiscr-2021-0007","pdf_url":"https://www.sciendo.com/pdf/10.2478/jaiscr-2021-0007","source":{"id":"https://openalex.org/S4210223945","display_name":"Journal of Artificial Intelligence and Soft Computing Research","issn_l":"2083-2567","issn":["2083-2567","2449-6499"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317241","host_organization_name":"Polish Neural Network Society, the University of Social Sciences in Lodz & Czestochowa University of Technology","host_organization_lineage":["https://openalex.org/P4310317241"],"host_organization_lineage_names":["Polish Neural Network Society, the University of Social Sciences in Lodz & Czestochowa University of Technology"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Artificial Intelligence and Soft Computing Research","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.2478/jaiscr-2021-0007","is_oa":true,"landing_page_url":"https://doi.org/10.2478/jaiscr-2021-0007","pdf_url":"https://www.sciendo.com/pdf/10.2478/jaiscr-2021-0007","source":{"id":"https://openalex.org/S4210223945","display_name":"Journal of Artificial Intelligence and Soft Computing Research","issn_l":"2083-2567","issn":["2083-2567","2449-6499"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317241","host_organization_name":"Polish Neural Network Society, the University of Social Sciences in Lodz & Czestochowa University of Technology","host_organization_lineage":["https://openalex.org/P4310317241"],"host_organization_lineage_names":["Polish Neural Network Society, the University of Social Sciences in Lodz & Czestochowa University of Technology"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Artificial Intelligence and Soft Computing Research","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G6770084895","display_name":null,"funder_award_id":"WZ/WI-IIT/2/2020","funder_id":"https://openalex.org/F4320323075","funder_display_name":"Politechnika Bialostocka"}],"funders":[{"id":"https://openalex.org/F4320323075","display_name":"Politechnika Bialostocka","ror":"https://ror.org/02bzfsy61"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3135627664.pdf","grobid_xml":"https://content.openalex.org/works/W3135627664.grobid-xml"},"referenced_works_count":27,"referenced_works":["https://openalex.org/W111066039","https://openalex.org/W126543085","https://openalex.org/W149306696","https://openalex.org/W196381293","https://openalex.org/W617158045","https://openalex.org/W1128430495","https://openalex.org/W1510610982","https://openalex.org/W1635892993","https://openalex.org/W1682011459","https://openalex.org/W1796734457","https://openalex.org/W1969525310","https://openalex.org/W2063868125","https://openalex.org/W2093299253","https://openalex.org/W2103203935","https://openalex.org/W2131119696","https://openalex.org/W2143451122","https://openalex.org/W2168781968","https://openalex.org/W2182753318","https://openalex.org/W2290298558","https://openalex.org/W2575644707","https://openalex.org/W2948253754","https://openalex.org/W2972002110","https://openalex.org/W2972581179","https://openalex.org/W2973651390","https://openalex.org/W3047345547","https://openalex.org/W3084981662","https://openalex.org/W3085447111"],"related_works":["https://openalex.org/W4383503138","https://openalex.org/W3131592046","https://openalex.org/W2010977501","https://openalex.org/W2499494780","https://openalex.org/W1502438194","https://openalex.org/W2009779270","https://openalex.org/W4391536292","https://openalex.org/W2355246969","https://openalex.org/W3214999411","https://openalex.org/W3170442433"],"abstract_inverted_index":{"Abstract":[0],"This":[1],"paper":[2,24],"presents":[3],"FPGA":[4,36],"and":[5],"softcore":[6],"CPU":[7],"based":[8],"solution":[9],"for":[10],"large":[11],"datasets":[12,31,39],"parallel":[13],"core":[14,68],"calculation":[15],"using":[16,65],"rough":[17],"set":[18],"methods.":[19],"Architectures":[20],"shown":[21],"in":[22,53,62,70],"this":[23],"have":[25],"been":[26],"tested":[27],"on":[28],"two":[29],"real":[30],"running":[32],"presented":[33],"solutions":[34],"inside":[35],"unit.":[37],"Tested":[38],"had":[40],"1":[41],"000":[42,45,46],"to":[43,72],"10":[44],"objects.":[47],"The":[48],"same":[49],"operations":[50],"were":[51],"performed":[52],"software":[54,74],"implementation.":[55,75],"Obtained":[56],"results":[57],"show":[58],"the":[59],"big":[60],"acceleration":[61],"computation":[63],"time":[64],"hardware":[66],"supporting":[67],"generation":[69],"comparison":[71],"pure":[73]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}