{"id":"https://openalex.org/W3185810859","doi":"https://doi.org/10.23919/vlsicircuits52068.2021.9492452","title":"A Feedforward and Feedback Constant-Slope Digital-to-Time Converter in 28nm CMOS Achieving \u2264 0.12% INL/Range over &gt;100mV Supply Range","display_name":"A Feedforward and Feedback Constant-Slope Digital-to-Time Converter in 28nm CMOS Achieving \u2264 0.12% INL/Range over &gt;100mV Supply Range","publication_year":2021,"publication_date":"2021-06-13","ids":{"openalex":"https://openalex.org/W3185810859","doi":"https://doi.org/10.23919/vlsicircuits52068.2021.9492452","mag":"3185810859"},"language":"en","primary_location":{"id":"doi:10.23919/vlsicircuits52068.2021.9492452","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsicircuits52068.2021.9492452","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Symposium on VLSI Circuits","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100338478","display_name":"Chen Peng","orcid":"https://orcid.org/0000-0003-1232-6959"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"Peng Chen","raw_affiliation_strings":["University College, Dublin, Ireland"],"affiliations":[{"raw_affiliation_string":"University College, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035373707","display_name":"Feifei Zhang","orcid":"https://orcid.org/0000-0002-9862-6671"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]},{"id":"https://openalex.org/I4210123126","display_name":"Silicon Austria Labs (Austria)","ror":"https://ror.org/03b1qgn79","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210123126"]}],"countries":["AT","IE"],"is_corresponding":false,"raw_author_name":"Feifei Zhang","raw_affiliation_strings":["Silicon Austria, Labs, Austria","University College, Dublin, Ireland"],"affiliations":[{"raw_affiliation_string":"Silicon Austria, Labs, Austria","institution_ids":["https://openalex.org/I4210123126"]},{"raw_affiliation_string":"University College, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027886099","display_name":"Suoping Hu","orcid":"https://orcid.org/0000-0001-9125-9007"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Suoping Hu","raw_affiliation_strings":["University College, Dublin, Ireland"],"affiliations":[{"raw_affiliation_string":"University College, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027017637","display_name":"Robert Bogdan Staszewski","orcid":"https://orcid.org/0000-0001-9848-1129"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Robert Bogdan Staszewski","raw_affiliation_strings":["University College, Dublin, Ireland"],"affiliations":[{"raw_affiliation_string":"University College, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100338478"],"corresponding_institution_ids":["https://openalex.org/I100930933"],"apc_list":null,"apc_paid":null,"fwci":1.0027,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.75483132,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9782000184059143,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7428489327430725},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5864543914794922},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5792174935340881},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5556857585906982},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5519199967384338},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.5100606083869934},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.47449231147766113},{"id":"https://openalex.org/keywords/feed-forward","display_name":"Feed forward","score":0.46691134572029114},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.43672478199005127},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.4147852063179016},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3243796229362488},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2909509539604187},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12013167142868042}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7428489327430725},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5864543914794922},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5792174935340881},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5556857585906982},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5519199967384338},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.5100606083869934},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.47449231147766113},{"id":"https://openalex.org/C38858127","wikidata":"https://www.wikidata.org/wiki/Q5441228","display_name":"Feed forward","level":2,"score":0.46691134572029114},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43672478199005127},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.4147852063179016},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3243796229362488},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2909509539604187},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12013167142868042},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/vlsicircuits52068.2021.9492452","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsicircuits52068.2021.9492452","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Symposium on VLSI Circuits","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7599999904632568,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2218086155","https://openalex.org/W1491025498","https://openalex.org/W3185644596","https://openalex.org/W1552660254","https://openalex.org/W2779702701","https://openalex.org/W2153223218","https://openalex.org/W1713497671","https://openalex.org/W2101365869","https://openalex.org/W2289057603","https://openalex.org/W2551612851"],"abstract_inverted_index":{"Advanced":[0],"techniques":[1,132,161],"focusing":[2],"on":[3],"ultra-low":[4],"jitter":[5,100],"and":[6,16,81,101,137,158,162,171],"spurs":[7,60],"in":[8,23,90,107,120,139],"integer-N":[9],"PLLs,":[10],"such":[11],"as":[12],"subsampling,":[13],"injection":[14],"locking":[15],"type-I":[17],"architectures,":[18],"have":[19],"been":[20],"extensively":[21],"explored":[22],"the":[24,51,58,68,75,92,104,121,135,140,148,152,165],"last":[25],"decade.":[26],"To":[27],"accommodate":[28],"new":[29],"communication":[30],"protocols,":[31],"it":[32],"is":[33,118],"more":[34],"attractive":[35],"to":[36,42,50,88,133],"push":[37],"these":[38,108],"high":[39],"performance":[40],"PLLs":[41,53,123],"a":[43],"fractional-N":[44,52,122],"operation.":[45],"One":[46],"major":[47],"issue":[48],"related":[49],"are":[54,85,103],"fractional":[55,127],"spurs,":[56],"especially":[57],"in-band":[59,126],"that":[61],"cannot":[62],"be":[63],"simply":[64],"filtered":[65],"out":[66],"by":[67],"PLL":[69],"loop":[70],"but":[71],"which":[72],"can":[73],"ruin":[74],"spectral":[76],"performance.":[77],"Phase":[78],"interpolators":[79],"(PI)":[80],"digital-to-time":[82],"converters":[83],"(DTC)":[84],"commonly":[86],"used":[87],"assist":[89],"reducing":[91],"phase":[93],"detection":[94],"quantization":[95],"error.":[96],"The":[97],"linearity,":[98],"range,":[99,175],"power":[102,138,179],"main":[105],"trade-offs":[106],"blocks\u2019":[109],"design.":[110,154],"A":[111],"DTC":[112,167],"with":[113],">9-b":[114],"(<0.2%":[115],"INL/range)":[116],"linearity":[117],"favored":[119],"targeting":[124],"<-50dBc":[125],"spurs.":[128],"This":[129],"work":[130],"presents":[131],"minimize":[134],"nonlinearities":[136],"proposed":[141,153],"constant":[142],"slope":[143],"DTC.":[144],"Figure":[145],"1":[146],"shows":[147],"complete":[149],"schematic":[150],"of":[151],"With":[155],"feedforward":[156],"(FF)":[157],"feedback":[159],"(FB)":[160],"nonlinearity":[163],"cancellation,":[164],"implemented":[166],"runs":[168],"at":[169],"50MHz":[170],"features":[172],"543ps":[173],"delay":[174],"0.11%":[176],"INL/Range,":[177],"36uW":[178],"consumption.":[180]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}