{"id":"https://openalex.org/W3186283937","doi":"https://doi.org/10.23919/vlsicircuits52068.2021.9492381","title":"A 3.3-GHz 4.6-mW Fractional-N Type-II Hybrid Switched-Capacitor Sampling PLL Using CDAC-Embedded Digital Integral Path with \u221280-dBc Reference Spur","display_name":"A 3.3-GHz 4.6-mW Fractional-N Type-II Hybrid Switched-Capacitor Sampling PLL Using CDAC-Embedded Digital Integral Path with \u221280-dBc Reference Spur","publication_year":2021,"publication_date":"2021-06-13","ids":{"openalex":"https://openalex.org/W3186283937","doi":"https://doi.org/10.23919/vlsicircuits52068.2021.9492381","mag":"3186283937"},"language":"en","primary_location":{"id":"doi:10.23919/vlsicircuits52068.2021.9492381","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsicircuits52068.2021.9492381","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Symposium on VLSI Circuits","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047294489","display_name":"Zule Xu","orcid":"https://orcid.org/0000-0001-6899-3860"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Zule Xu","raw_affiliation_strings":["Systems Design Lab, The University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Systems Design Lab, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001698880","display_name":"Masaru Osada","orcid":"https://orcid.org/0000-0002-2551-4863"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masaru Osada","raw_affiliation_strings":["Systems Design Lab, The University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Systems Design Lab, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007028121","display_name":"Tetsuya Iizuka","orcid":"https://orcid.org/0000-0002-1512-4714"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tetsuya Iizuka","raw_affiliation_strings":["Systems Design Lab, The University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Systems Design Lab, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5047294489"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.5014,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.63699985,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.6981208324432373},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.626510739326477},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.5880366563796997},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5546733140945435},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5533468723297119},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5043414831161499},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4826541543006897},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.4675314128398895},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.41139650344848633},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.4106491804122925},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.39417797327041626},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3591325581073761},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2763793468475342},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.206382155418396}],"concepts":[{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.6981208324432373},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.626510739326477},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.5880366563796997},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5546733140945435},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5533468723297119},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5043414831161499},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4826541543006897},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.4675314128398895},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.41139650344848633},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.4106491804122925},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.39417797327041626},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3591325581073761},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2763793468475342},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.206382155418396}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/vlsicircuits52068.2021.9492381","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsicircuits52068.2021.9492381","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Symposium on VLSI Circuits","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3217463396","https://openalex.org/W2985705314","https://openalex.org/W4386620376","https://openalex.org/W1912065184","https://openalex.org/W2372909716","https://openalex.org/W2049525097","https://openalex.org/W2012676707","https://openalex.org/W2106726468","https://openalex.org/W3023045184","https://openalex.org/W2074830049"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,10,16,39],"type-II":[3],"fractional-N":[4],"hybrid":[5],"switched-capacitor":[6],"sampling":[7],"PLL,":[8],"using":[9],"capacitive":[11],"digital-to-analog":[12],"converter":[13],"(CDAC)":[14],"as":[15],"sampler":[17],"and":[18,33,64],"an":[19],"analog":[20],"adder":[21],"receiving":[22],"the":[23,44],"digital":[24],"integrator\u2019s":[25],"output.":[26],"To":[27],"guarantee":[28],"sufficient":[29],"CDAC":[30],"settling":[31],"time":[32],"filter":[34],"switch-on":[35],"time,":[36],"we":[37],"designed":[38],"synchronous":[40],"timing":[41],"generator":[42],"utilizing":[43],"multi-modulus":[45],"divider\u2019s":[46],"(MMDIV\u2019s)":[47],"inter-stage":[48],"clocks.":[49],"The":[50],"prototype":[51],"chip":[52],"in":[53],"65-nm":[54],"CMOS":[55],"achieves":[56],"\u221280-dBc":[57],"reference":[58],"spur,":[59],"236-fs":[60],"integrated":[61],"RMS":[62],"jitter,":[63],"4.6-mW":[65],"power":[66],"consumption,":[67],"translating":[68],"to":[69],"\u2212246-dB":[70],"FoM.":[71]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}