{"id":"https://openalex.org/W3185040386","doi":"https://doi.org/10.23919/vlsicircuits52068.2021.9492377","title":"A 60-Gb/s 1.2-pJ/bit 1/4-Rate PAM4 Receiver with a -8-dB JTRAN 40-MHz 0.2-UIPP JTOL Clock and Data Recovery","display_name":"A 60-Gb/s 1.2-pJ/bit 1/4-Rate PAM4 Receiver with a -8-dB JTRAN 40-MHz 0.2-UIPP JTOL Clock and Data Recovery","publication_year":2021,"publication_date":"2021-06-13","ids":{"openalex":"https://openalex.org/W3185040386","doi":"https://doi.org/10.23919/vlsicircuits52068.2021.9492377","mag":"3185040386"},"language":"en","primary_location":{"id":"doi:10.23919/vlsicircuits52068.2021.9492377","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsicircuits52068.2021.9492377","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Symposium on VLSI Circuits","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100336241","display_name":"Li Wang","orcid":"https://orcid.org/0000-0003-3937-8273"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":true,"raw_author_name":"Li Wang","raw_affiliation_strings":["Optical Wireless Lab, Integrated Circuit Design Center, Hong Kong University of Science and Technology, Hong Kong SAR"],"affiliations":[{"raw_affiliation_string":"Optical Wireless Lab, Integrated Circuit Design Center, Hong Kong University of Science and Technology, Hong Kong SAR","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100423044","display_name":"Zhao Zhang","orcid":"https://orcid.org/0000-0002-9009-9045"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210149211","display_name":"Institute of Semiconductors","ror":"https://ror.org/048dd0611","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210149211"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhao Zhang","raw_affiliation_strings":["State Key Laboratory of Superlattices and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences, Beijing"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Superlattices and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences, Beijing","institution_ids":["https://openalex.org/I4210149211","https://openalex.org/I19820366"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033252398","display_name":"C. Patrick Yue","orcid":"https://orcid.org/0000-0002-0211-2394"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"C. Patrick Yue","raw_affiliation_strings":["Optical Wireless Lab, Integrated Circuit Design Center, Hong Kong University of Science and Technology, Hong Kong SAR"],"affiliations":[{"raw_affiliation_string":"Optical Wireless Lab, Integrated Circuit Design Center, Hong Kong University of Science and Technology, Hong Kong SAR","institution_ids":["https://openalex.org/I200769079"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100336241"],"corresponding_institution_ids":["https://openalex.org/I200769079"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.07108992,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9659745693206787},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.541674017906189},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5096909999847412},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.49592694640159607},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47574636340141296},{"id":"https://openalex.org/keywords/data-recovery","display_name":"Data recovery","score":0.4492253363132477},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4344835579395294},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.4268096089363098},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4234687387943268},{"id":"https://openalex.org/keywords/compensation","display_name":"Compensation (psychology)","score":0.41120463609695435},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38470444083213806},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.32661008834838867},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26764100790023804},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1907113492488861},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17946258187294006},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15845251083374023},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.08225595951080322}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9659745693206787},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.541674017906189},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5096909999847412},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.49592694640159607},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47574636340141296},{"id":"https://openalex.org/C529754248","wikidata":"https://www.wikidata.org/wiki/Q1054772","display_name":"Data recovery","level":2,"score":0.4492253363132477},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4344835579395294},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.4268096089363098},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4234687387943268},{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.41120463609695435},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38470444083213806},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.32661008834838867},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26764100790023804},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1907113492488861},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17946258187294006},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15845251083374023},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.08225595951080322},{"id":"https://openalex.org/C11171543","wikidata":"https://www.wikidata.org/wiki/Q41630","display_name":"Psychoanalysis","level":1,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/vlsicircuits52068.2021.9492377","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsicircuits52068.2021.9492377","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Symposium on VLSI Circuits","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.ust.hk:1783.1-113236","is_oa":false,"landing_page_url":"http://www.scopus.com/record/display.url?eid=2-s2.0-85111861167&origin=inward","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320337504","display_name":"Research and Development","ror":"https://ror.org/027s68j25"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2162282190","https://openalex.org/W2126197844","https://openalex.org/W1565428738","https://openalex.org/W2127708269","https://openalex.org/W2181640182","https://openalex.org/W2124222653","https://openalex.org/W2113302467","https://openalex.org/W2554461666","https://openalex.org/W3083817078","https://openalex.org/W2120214696"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,12,50,61,102,116],"source-synchronous":[4],"60-Gb/s":[5],"quarter-rate":[6],"(1/4-rate)":[7],"PAM4":[8,92],"receiver":[9],"(Rx)":[10],"with":[11,91,106],"jitter":[13,27,31,37,112,120],"compensation":[14,38,121],"clock":[15,79],"and":[16,30,78],"data":[17,77],"recovery":[18],"circuit":[19,39],"(JCCDR)":[20],"to":[21,48,70,96,130],"overcome":[22],"the":[23,42,72,75],"stringent":[24],"trade-off":[25],"between":[26],"transfer":[28],"(JTRAN)":[29],"tolerance":[32],"bandwidth":[33],"(JTOL":[34],"BW).":[35],"The":[36,81,99],"(JCC)":[40],"utilizes":[41],"delay-locked":[43],"loop":[44],"(DLL)":[45],"filter":[46],"voltage":[47],"produce":[49],"complementary":[51,64],"control":[52],"signal":[53],"VLF":[54],"<inf":[55,109],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[56,110],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">INV</inf>":[57],",":[58],"which":[59],"modulates":[60],"group":[62],"of":[63,123],"voltage-controlled":[65],"delay":[66],"lines":[67],"(C-VCDL)":[68],"so":[69],"negate":[71],"JTRANs":[73],"on":[74],"recovered":[76],"signals.":[80],"proposed":[82],"40-nm":[83],"CMOS":[84],"Rx":[85],"test":[86],"chip":[87],"achieves":[88,101],"error-free":[89],"operation":[90],"input":[93],"from":[94],"30":[95],"60":[97],"Gb/s.":[98],"JCCDR":[100],"40-MHz":[103],"JTOL":[104],"BW":[105],"over":[107],"0.2-UI":[108],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">PP</inf>":[111],"amplitude":[113],"while":[114],"maintaining":[115],"-8-dB":[117],"JTRAN.":[118],"A":[119],"ratio":[122],"around":[124],"60%":[125],"has":[126],"been":[127],"achieved":[128],"up":[129],"40":[131],"MHz.":[132]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-04-15T08:11:43.952461","created_date":"2025-10-10T00:00:00"}