{"id":"https://openalex.org/W4410583206","doi":"https://doi.org/10.23919/date64628.2025.10993148","title":"A 10ps-Order Flexible Resolution Time-to-Digital Converter with Linearity Calibration and Legacy FPGA","display_name":"A 10ps-Order Flexible Resolution Time-to-Digital Converter with Linearity Calibration and Legacy FPGA","publication_year":2025,"publication_date":"2025-03-31","ids":{"openalex":"https://openalex.org/W4410583206","doi":"https://doi.org/10.23919/date64628.2025.10993148"},"language":"en","primary_location":{"id":"doi:10.23919/date64628.2025.10993148","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10993148","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057095561","display_name":"Kentaroh Katoh","orcid":null},"institutions":[{"id":"https://openalex.org/I31784960","display_name":"Fukuoka University","ror":"https://ror.org/04nt8b154","country_code":"JP","type":"education","lineage":["https://openalex.org/I31784960"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Kentaroh Katoh","raw_affiliation_strings":["Faculty of Engineering, Fukuoka University,Dept. of Electronics Engineering and Computer Science,Japan"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Fukuoka University,Dept. of Electronics Engineering and Computer Science,Japan","institution_ids":["https://openalex.org/I31784960"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071803491","display_name":"Toru Nakura","orcid":"https://orcid.org/0000-0001-5945-3918"},"institutions":[{"id":"https://openalex.org/I31784960","display_name":"Fukuoka University","ror":"https://ror.org/04nt8b154","country_code":"JP","type":"education","lineage":["https://openalex.org/I31784960"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toru Nakura","raw_affiliation_strings":["Faculty of Engineering, Fukuoka University,Dept. of Electronics Engineering and Computer Science,Japan"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Fukuoka University,Dept. of Electronics Engineering and Computer Science,Japan","institution_ids":["https://openalex.org/I31784960"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101691738","display_name":"Haruo Kobayashi","orcid":"https://orcid.org/0000-0002-0990-5522"},"institutions":[{"id":"https://openalex.org/I165735259","display_name":"Gunma University","ror":"https://ror.org/046fm7598","country_code":"JP","type":"education","lineage":["https://openalex.org/I165735259"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Haruo Kobayashi","raw_affiliation_strings":["Professor Emeritus, Gunma Univesity,Japan"],"affiliations":[{"raw_affiliation_string":"Professor Emeritus, Gunma Univesity,Japan","institution_ids":["https://openalex.org/I165735259"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5057095561"],"corresponding_institution_ids":["https://openalex.org/I31784960"],"apc_list":null,"apc_paid":null,"fwci":0.7467,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.72370456,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9900000095367432,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6608609557151794},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.6540167331695557},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5962550044059753},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.5791431069374084},{"id":"https://openalex.org/keywords/resolution","display_name":"Resolution (logic)","score":0.5284804105758667},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2837134003639221},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22039586305618286},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14380449056625366},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12165588140487671},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11194375157356262}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6608609557151794},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.6540167331695557},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5962550044059753},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.5791431069374084},{"id":"https://openalex.org/C138268822","wikidata":"https://www.wikidata.org/wiki/Q1051925","display_name":"Resolution (logic)","level":2,"score":0.5284804105758667},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2837134003639221},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22039586305618286},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14380449056625366},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12165588140487671},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11194375157356262},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date64628.2025.10993148","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10993148","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5899999737739563,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G2321793794","display_name":null,"funder_award_id":"GR2413","funder_id":"https://openalex.org/F4320323314","funder_display_name":"Fukuoka University"}],"funders":[{"id":"https://openalex.org/F4320323314","display_name":"Fukuoka University","ror":"https://ror.org/04nt8b154"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2330345634","https://openalex.org/W2804896529","https://openalex.org/W3158270870","https://openalex.org/W3215956025","https://openalex.org/W4225884053","https://openalex.org/W4292874278","https://openalex.org/W4361220141"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2023858428","https://openalex.org/W2111241003","https://openalex.org/W4247324130","https://openalex.org/W2538259895","https://openalex.org/W2390279801","https://openalex.org/W2126963364","https://openalex.org/W4391913857"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,32,94],"10ps-order":[4,52],"flexible":[5,48],"resolution":[6,51,95],"time-to-digital":[7],"converter":[8],"(TDC)":[9],"consisting":[10],"of":[11,59,66,96],"only":[12],"Lookup":[13],"Tables":[14],"and":[15,49,80,87],"Flip-Flops":[16],"that":[17],"can":[18],"be":[19],"applied":[20],"to":[21],"legacy":[22],"FPGAs,":[23],"which":[24],"is":[25,31,68],"industry":[26],"friendly.":[27],"The":[28],"proposed":[29],"TDC":[30,67],"Vernier":[33],"delay-line":[34],"based":[35],"TDC.":[36,53],"By":[37,54],"using":[38,73],"MUX":[39,61],"chains":[40],"as":[41],"the":[42,56,64,71,74,78],"delay":[43],"adjustable":[44],"buffers,":[45],"it":[46],"realizes":[47],"high":[50],"controlling":[55],"control":[57],"values":[58],"each":[60],"chain":[62],"independently,":[63],"nonlinearity":[65],"compensated.":[69],"In":[70],"evaluation":[72],"AMD":[75],"Artix-7":[76],"FPGA,":[77],"DNL":[79],"INL":[81],"were":[82],"[\u22120.26":[83],"LSB,":[84,89],"0.91":[85],"LSB]":[86],"[\u22120.84":[88],"2.27":[90],"LSB],":[91],"respectively,":[92],"at":[93],"8.92":[97],"ps.":[98]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}