{"id":"https://openalex.org/W4410583862","doi":"https://doi.org/10.23919/date64628.2025.10993117","title":"AiSpGEMM: Accelerating Imbalanced SpGEMM on FPGAs with Flexible Interconnect and Intra-row Parallel Merging","display_name":"AiSpGEMM: Accelerating Imbalanced SpGEMM on FPGAs with Flexible Interconnect and Intra-row Parallel Merging","publication_year":2025,"publication_date":"2025-03-31","ids":{"openalex":"https://openalex.org/W4410583862","doi":"https://doi.org/10.23919/date64628.2025.10993117"},"language":"en","primary_location":{"id":"doi:10.23919/date64628.2025.10993117","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10993117","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation &amp;amp; Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056576567","display_name":"Enhao Tang","orcid":"https://orcid.org/0000-0002-0539-8885"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Enhao Tang","raw_affiliation_strings":["School of Microelectronics, Fudan University,State Key Lab of Integrated Chips &#x0026; Systems,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University,State Key Lab of Integrated Chips &#x0026; Systems,Shanghai,China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100442626","display_name":"Shun Li","orcid":"https://orcid.org/0000-0001-9003-8966"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shun Li","raw_affiliation_strings":["School of Integrated Circuits, Southeast University,Nanjing,China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Southeast University,Nanjing,China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102185842","display_name":"Hao Zhou","orcid":"https://orcid.org/0009-0003-8421-1242"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Zhou","raw_affiliation_strings":["Shanghai Jiao Tong University,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University,Shanghai,China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072245580","display_name":"Guohao Dai","orcid":"https://orcid.org/0000-0001-7346-2685"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guohao Dai","raw_affiliation_strings":["Shanghai Jiao Tong University,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University,Shanghai,China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112740839","display_name":"Jun Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Lin","raw_affiliation_strings":["School of Electronic Science and Engineering, Nanjing University,Nanjing,China"],"affiliations":[{"raw_affiliation_string":"School of Electronic Science and Engineering, Nanjing University,Nanjing,China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100366679","display_name":"Kun Wang","orcid":"https://orcid.org/0000-0002-6390-2373"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kun Wang","raw_affiliation_strings":["School of Microelectronics, Fudan University,State Key Lab of Integrated Chips &#x0026; Systems,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University,State Key Lab of Integrated Chips &#x0026; Systems,Shanghai,China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5056576567"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"],"apc_list":null,"apc_paid":null,"fwci":0.44,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59430849,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11661","display_name":"Copper Interconnects and Reliability","score":0.9631999731063843,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11661","display_name":"Copper Interconnects and Reliability","score":0.9631999731063843,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9284999966621399,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10401","display_name":"Diabetes Treatment and Management","score":0.910099983215332,"subfield":{"id":"https://openalex.org/subfields/2712","display_name":"Endocrinology, Diabetes and Metabolism"},"field":{"id":"https://openalex.org/fields/27","display_name":"Medicine"},"domain":{"id":"https://openalex.org/domains/4","display_name":"Health Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7496893405914307},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.691582977771759},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6874586939811707},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6548925638198853},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5329034924507141},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36474287509918213},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06762322783470154}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7496893405914307},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.691582977771759},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6874586939811707},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6548925638198853},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5329034924507141},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36474287509918213},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06762322783470154}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date64628.2025.10993117","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10993117","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation &amp;amp; Test in Europe Conference (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6507269736","display_name":null,"funder_award_id":"2021YFA1003602","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"}],"funders":[{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1665157575","https://openalex.org/W2003168947","https://openalex.org/W2035080386","https://openalex.org/W2089437293","https://openalex.org/W2165126234","https://openalex.org/W2278138779","https://openalex.org/W2794952988","https://openalex.org/W3016542674","https://openalex.org/W3016832937","https://openalex.org/W3103168911","https://openalex.org/W3132370594","https://openalex.org/W3155922894","https://openalex.org/W4360831816","https://openalex.org/W4379116149","https://openalex.org/W4388214724","https://openalex.org/W4393576971","https://openalex.org/W4393577462","https://openalex.org/W4401945586","https://openalex.org/W6725543821"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2014709025","https://openalex.org/W2155019192","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"The":[0],"row-wise":[1,127],"product":[2,128],"algorithm":[3,164],"shows":[4],"significant":[5],"potential":[6],"for":[7,120],"sparse":[8],"matrix-matrix":[9],"multiplication":[10],"(SpGEMM)":[11],"on":[12,107,125,219],"hardware":[13,168],"accelerators.":[14],"Recent":[15],"studies":[16],"have":[17],"made":[18],"notable":[19],"progress":[20],"in":[21,31,79,209,230],"accelerating":[22,32],"SpGEMM":[23,86,106,122,196],"using":[24],"this":[25,98],"algorithm.":[26,129],"However,":[27],"several":[28],"challenges":[29,47,85],"remain":[30],"imbalanced":[33,66,105,121],"SpGEMM,":[34],"where":[35],"the":[36,50,54,112,126,170,193,214,235],"distribution":[37],"of":[38,53,140,189],"non-zero":[39,75],"elements":[40],"across":[41],"different":[42],"rows":[43,72],"is":[44],"imbalanced.":[45],"These":[46],"include:":[48],"(1)":[49],"fixed":[51],"dataflow":[52],"merger":[55,148,172],"tree,":[56],"which":[57,77],"leads":[58],"to":[59,89,103,117,153,174,192,213,234],"lower":[60],"PE":[61,155],"utilization,":[62],"and":[63,136,165,205],"(2)":[64],"highly":[65],"data":[67,138],"distributions,":[68],"such":[69],"as":[70],"single":[71],"with":[73,150],"numerous":[74],"elements,":[76],"result":[78],"intensive":[80,176],"computations.":[81],"This":[82,130],"imbalance":[83],"significantly":[84],"acceleration,":[87],"leading":[88],"time-consuming":[90],"processes":[91],"that":[92,181],"dominate":[93],"overall":[94],"computation":[95],"time.":[96],"In":[97,198],"paper,":[99],"we":[100,110,144,158],"propose":[101,159],"AiSpGEMM":[102,182,200],"accelerate":[104,175],"FPGAs.":[108],"First,":[109],"improved":[111],"C<sup":[113],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[114],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>SR":[115],"format":[116],"adapt":[118],"it":[119],"acceleration":[123],"based":[124],"reduces":[131],"off-chip":[132],"memory":[133],"bank":[134],"conflicts":[135],"increases":[137],"reuse":[139],"matrix":[141],"B.":[142],"Secondly,":[143],"design":[145],"a":[146,184,202,206,227],"reconfigurable":[147],"(R-merger)":[149],"flexible":[151],"interconnects":[152],"improve":[154],"utilization.":[156],"Additionally,":[157],"an":[160,220],"intra-row":[161],"parallel":[162,171],"merging":[163],"its":[166],"corresponding":[167],"architecture,":[169],"(P-merger),":[173],"operations.":[177],"Experimental":[178],"results":[179],"demonstrate":[180],"achieves":[183,201],"geometric":[185],"mean":[186],"(geomean)":[187],"speedup":[188,204],"5.8\u00d7":[190],"compared":[191,212,233],"state-of-the-art":[194],"FPGA-based":[195],"accelerator.":[197],"Geomean,":[199],"3.0\u00d7":[203],"9.8\u00d7":[207],"improvement":[208],"energy":[210],"efficiency":[211],"NVIDIA":[215,221],"cuSPARSE":[216],"library":[217],"running":[218],"A6000":[222],"GPU.":[223,237],"Moreover,":[224],"AiSpGEMM-21":[225],"demonstrated":[226],"4\u00d7":[228],"increase":[229],"average":[231],"throughput":[232],"same":[236]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}