{"id":"https://openalex.org/W4410583139","doi":"https://doi.org/10.23919/date64628.2025.10992944","title":"Multi-Mode Borderguard Controllers for Efficient On-Chip Communication in Heterogeneous Digital/Analog Neural Processing Units","display_name":"Multi-Mode Borderguard Controllers for Efficient On-Chip Communication in Heterogeneous Digital/Analog Neural Processing Units","publication_year":2025,"publication_date":"2025-03-31","ids":{"openalex":"https://openalex.org/W4410583139","doi":"https://doi.org/10.23919/date64628.2025.10992944"},"language":"en","primary_location":{"id":"doi:10.23919/date64628.2025.10992944","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10992944","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110679189","display_name":"Pang Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Hong Pang","raw_affiliation_strings":["ETH Zurich,Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich,Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004805770","display_name":"Carmine Cappetta","orcid":"https://orcid.org/0000-0001-5798-378X"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Carmine Cappetta","raw_affiliation_strings":["STMicroelectronics,Cornaredo,Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics,Cornaredo,Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018980404","display_name":"Riccardo Massa","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Riccardo Massa","raw_affiliation_strings":["STMicroelectronics,Agrate,Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics,Agrate,Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109867962","display_name":"Athanasios Vasilopoulos","orcid":null},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Athanasios Vasilopoulos","raw_affiliation_strings":["IBM Research,Zurich,Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Research,Zurich,Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070881758","display_name":"Elena Ferro","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Elena Ferro","raw_affiliation_strings":["ETH Zurich,Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich,Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073926165","display_name":"Gamze \u0130slamo\u011flu","orcid":"https://orcid.org/0000-0002-5129-1691"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Gamze Islamoglu","raw_affiliation_strings":["ETH Zurich,Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich,Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052915995","display_name":"Angelo Garofalo","orcid":"https://orcid.org/0000-0002-7495-6895"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Angelo Garofalo","raw_affiliation_strings":["ETH Zurich,Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich,Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038717922","display_name":"Francesco Conti","orcid":"https://orcid.org/0000-0002-7924-933X"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Conti","raw_affiliation_strings":["University of Bologna,Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna,Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["ETH Zurich,Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich,Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084000491","display_name":"Irem Boybat","orcid":"https://orcid.org/0000-0002-4255-8622"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Irem Boybat","raw_affiliation_strings":["IBM Research,Zurich,Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Research,Zurich,Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051694054","display_name":"Thomas Boesch","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Thomas Boesch","raw_affiliation_strings":["STMicroelectronics,Geneva,Switzerland"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics,Geneva,Switzerland","institution_ids":["https://openalex.org/I131827901"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":11,"corresponding_author_ids":["https://openalex.org/A5110679189"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05664116,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.972100019454956,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.972100019454956,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7000195384025574},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5122396349906921},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.51042240858078},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4724046587944031},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42387065291404724},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37276917695999146},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.3484379053115845},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33146268129348755},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15224912762641907},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15127572417259216}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7000195384025574},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5122396349906921},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.51042240858078},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4724046587944031},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42387065291404724},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37276917695999146},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.3484379053115845},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33146268129348755},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15224912762641907},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15127572417259216},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date64628.2025.10992944","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10992944","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/1040770","is_oa":false,"landing_page_url":"https://hdl.handle.net/11585/1040770","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2664930495","display_name":null,"funder_award_id":"101070634","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320314731","display_name":"UK Research and Innovation","ror":"https://ror.org/001aqnf71"},{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2588467645","https://openalex.org/W2594836184","https://openalex.org/W2614094030","https://openalex.org/W2620303912","https://openalex.org/W2913104037","https://openalex.org/W3163031544","https://openalex.org/W4243519499","https://openalex.org/W4313251083","https://openalex.org/W4360606472","https://openalex.org/W4385896568","https://openalex.org/W4386025602","https://openalex.org/W4391799179","https://openalex.org/W4401880104"],"related_works":["https://openalex.org/W4210376836","https://openalex.org/W4210925376","https://openalex.org/W1633995705","https://openalex.org/W2596211269","https://openalex.org/W2360384790","https://openalex.org/W4232397253","https://openalex.org/W4235913033","https://openalex.org/W2387078853","https://openalex.org/W2039966832","https://openalex.org/W2374455716"],"abstract_inverted_index":{"Driven":[0],"by":[1,35],"the":[2,15,31,102,134,144,181],"growing":[3],"demand":[4],"for":[5,10,53,74,90],"data-intensive":[6],"parallel":[7],"computation,":[8],"particularly":[9],"Matrix-Vector":[11],"Multiplications":[12],"(MVMs),":[13],"and":[14,44,94,119,129,138,161,203],"pursuit":[16],"of":[17,126,153,188,195,208],"high":[18],"energy":[19,46,130,193],"efficiency,":[20],"Analog":[21],"In-Memory":[22],"Computing":[23],"(AIMC)":[24],"has":[25],"garnered":[26],"significant":[27],"attention.":[28],"AIMC":[29,49],"addresses":[30],"data":[32,92,135],"movement":[33],"bottleneck":[34],"performing":[36],"MVMs":[37],"directly":[38],"within":[39],"memory,":[40],"significantly":[41],"reducing":[42],"latency":[43],"enhancing":[45],"efficiency.":[47],"Integrating":[48],"with":[50,191],"digital":[51],"units":[52],"non-MVM":[54],"operations":[55],"yields":[56],"heterogeneous":[57,80,154],"Neural":[58],"Processing":[59],"Units":[60],"(NPUs)":[61],"that":[62,180],"can":[63],"be":[64],"combined":[65],"in":[66,157],"a":[67,106,150,158,164,204],"tiled":[68],"architecture":[69],"to":[70,112,197],"deliver":[71],"promising":[72],"solutions":[73],"end-to-end":[75],"AI":[76,96,139],"inference.":[77],"Besides":[78],"powerful":[79],"NPUs,":[81,155],"an":[82,185,192],"efficient":[83,95],"on-chip":[84],"communication":[85],"infrastructure":[86],"is":[87,170],"also":[88],"pivotal":[89],"inter-node":[91],"transmission":[93],"model":[97,140],"execution.":[98],"This":[99],"paper":[100],"introduces":[101],"Borderguard":[103],"Controller":[104],"(BG-CTRL),":[105],"multi-mode,":[107],"path-through":[108],"routing":[109,127],"controller":[110],"designed":[111],"support":[113],"three":[114],"distinct":[115],"operating":[116],"modes-time-scheduling,":[117],"data-driven,":[118],"time-sliced":[120],"data-driven":[121],"(TSDD)-each":[122],"offering":[123],"varying":[124],"levels":[125],"flexibility":[128],"efficiency":[131,194],"depending":[132],"on":[133],"flow":[136],"patterns":[137],"complexity.":[141],"To":[142],"demonstrate":[143],"design,":[145],"BG-CTRLs":[146],"are":[147],"integrated":[148],"into":[149],"9-node":[151],"system":[152,169],"arranged":[156],"3x3":[159],"grid":[160],"connected":[162],"using":[163,172],"2D":[165],"mesh":[166],"topology.":[167],"The":[168],"synthesized":[171],"STM":[173],"28nm":[174],"FD-SOI":[175],"technology.":[176],"Experimental":[177],"results":[178],"show":[179],"BG-CTRL":[182],"cluster":[183],"achieves":[184],"aggregate":[186],"throughput":[187],"983":[189],"Gb/s,":[190],"up":[196],"0.41":[198],"pJ/B/hop":[199],"at":[200],"0.64":[201],"GHz,":[202],"minimal":[205],"area":[206],"overhead":[207],"204":[209],"kGE.":[210]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}