{"id":"https://openalex.org/W4410553029","doi":"https://doi.org/10.23919/date64628.2025.10992922","title":"HiPerNoC: A High-Performance Network-on-Chip for Flexible and Scalable FPGA-Based SmartNICs","display_name":"HiPerNoC: A High-Performance Network-on-Chip for Flexible and Scalable FPGA-Based SmartNICs","publication_year":2025,"publication_date":"2025-03-31","ids":{"openalex":"https://openalex.org/W4410553029","doi":"https://doi.org/10.23919/date64628.2025.10992922"},"language":"en","primary_location":{"id":"doi:10.23919/date64628.2025.10992922","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10992922","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103192429","display_name":"Klajd Zyla","orcid":"https://orcid.org/0009-0000-4599-2718"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Klajd Zyla","raw_affiliation_strings":["TUM School of Computation, Information and Technology, Technical University of Munich,Munich,Germany"],"affiliations":[{"raw_affiliation_string":"TUM School of Computation, Information and Technology, Technical University of Munich,Munich,Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040955415","display_name":"Marco Liess","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marco Liess","raw_affiliation_strings":["TUM School of Computation, Information and Technology, Technical University of Munich,Munich,Germany"],"affiliations":[{"raw_affiliation_string":"TUM School of Computation, Information and Technology, Technical University of Munich,Munich,Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078142327","display_name":"Thomas Wild","orcid":"https://orcid.org/0000-0002-2455-3625"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thomas Wild","raw_affiliation_strings":["TUM School of Computation, Information and Technology, Technical University of Munich,Munich,Germany"],"affiliations":[{"raw_affiliation_string":"TUM School of Computation, Information and Technology, Technical University of Munich,Munich,Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012521962","display_name":"Andreas Herkersdorf","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Herkersdorf","raw_affiliation_strings":["TUM School of Computation, Information and Technology, Technical University of Munich,Munich,Germany"],"affiliations":[{"raw_affiliation_string":"TUM School of Computation, Information and Technology, Technical University of Munich,Munich,Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5103192429"],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":1.5567,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.83803969,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7329961061477661},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7200684547424316},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.696830153465271},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5826308727264404},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5727869272232056},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5544624328613281},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.49310728907585144},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4700160324573517},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16376662254333496},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11116567254066467}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7329961061477661},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7200684547424316},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.696830153465271},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5826308727264404},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5727869272232056},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5544624328613281},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.49310728907585144},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4700160324573517},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16376662254333496},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11116567254066467}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date64628.2025.10992922","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date64628.2025.10992922","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:mediatum.ub.tum.de:node/1772776","is_oa":false,"landing_page_url":"https://mediatum.ub.tum.de/1772776","pdf_url":null,"source":{"id":"https://openalex.org/S4377196330","display_name":"mediaTUM  (Technical University of Munich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I62916508","host_organization_name":"Technical University of Munich","host_organization_lineage":["https://openalex.org/I62916508"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"ConferencePaper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W17482347","https://openalex.org/W1627712842","https://openalex.org/W1836902361","https://openalex.org/W1969449685","https://openalex.org/W1976878754","https://openalex.org/W2111366547","https://openalex.org/W2112441694","https://openalex.org/W2167308910","https://openalex.org/W2283556750","https://openalex.org/W2313159919","https://openalex.org/W2527287972","https://openalex.org/W2752980382","https://openalex.org/W2755567635","https://openalex.org/W3022949655","https://openalex.org/W3150157207","https://openalex.org/W3188826891","https://openalex.org/W4239561798","https://openalex.org/W4240506049","https://openalex.org/W4243463641","https://openalex.org/W4245160202","https://openalex.org/W4286203032","https://openalex.org/W4404101924","https://openalex.org/W6756512173","https://openalex.org/W6775478898","https://openalex.org/W6785790300"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2135981148","https://openalex.org/W2065289416","https://openalex.org/W4863605","https://openalex.org/W2388672758","https://openalex.org/W2754086592","https://openalex.org/W2144357574","https://openalex.org/W2017236304"],"abstract_inverted_index":{"A":[0],"recent":[1],"approach":[2],"that":[3,202],"the":[4,11,18,36,117,122,150,158],"research":[5],"community":[6],"has":[7],"proposed":[8],"to":[9,101,116,131,206],"address":[10],"steep":[12],"growth":[13],"of":[14,38,129,153,175],"network":[15,42,58,103,114,189],"traffic":[16,104,127,190],"and":[17,83,142,184,218,221],"attendant":[19],"rise":[20],"in":[21,35,121,182,196],"computing":[22],"demands":[23,46],"is":[24,30],"in-network":[25],"computing.":[26],"This":[27],"paradigm":[28],"shift":[29],"bringing":[31],"about":[32],"an":[33,228],"increase":[34],"types":[37],"computations":[39],"performed":[40],"by":[41,146,157,165],"devices.":[43],"Consequently,":[44],"processing":[45,107,119],"are":[47],"becoming":[48],"more":[49],"varied,":[50],"requiring":[51],"flexible":[52,82],"packet-processing":[53],"architectures.":[54],"State-of-the-art":[55],"switch-based":[56],"smart":[57],"interface":[59],"cards":[60],"(SmartNICs)":[61],"provide":[62],"high":[63],"versatility":[64],"without":[65],"sacrificing":[66],"performance":[67],"but":[68],"do":[69],"not":[70],"scale":[71],"well":[72],"concerning":[73],"resource":[74],"usage.":[75],"In":[76],"this":[77],"paper,":[78],"we":[79],"introduce":[80],"HiPerNoC-a":[81],"scalable":[84],"field-programmable":[85],"gate":[86],"array":[87],"(FPGA)-based":[88],"SmartNIC":[89],"architecture":[90],"deploying":[91,147],"a":[92,97,126,173,178],"2D-mesh":[93,180],"network-on-chip":[94],"(NoC)":[95],"with":[96,105,187],"novel":[98],"router":[99,137],"design":[100],"manage":[102],"diverse":[106],"demands.":[108],"The":[109,198],"NoC":[110,181],"can":[111],"forward":[112],"incoming":[113],"packets":[115],"available":[118],"engines":[120],"required":[123],"sequence":[124],"at":[125,149],"load":[128],"up":[130,205],"91.1":[132],"Gbit/s":[133],"(0.89":[134],"flit/node/cycle).":[135],"Each":[136],"applies":[138],"distributed":[139],"switch":[140,151],"allocation":[141],"avoids":[143],"head-of-line":[144],"blocking":[145],"queues":[148],"crosspoints":[152],"input-output":[154],"connections":[155],"used":[156],"routing":[159],"algorithm.":[160],"It":[161],"also":[162],"prevents":[163],"deadlocks":[164],"employing":[166],"non-blocking":[167],"virtual":[168],"cut-through":[169],"switching.":[170],"We":[171],"implemented":[172],"prototype":[174],"HiPerNoC":[176,203],"as":[177],"4x4":[179],"SystemVerilog":[183],"evaluated":[185],"it":[186],"synthetic":[188],"via":[191],"cycle-accurate":[192],"register-transfer":[193],"level":[194],"simulations":[195],"Vivado.":[197],"evaluation":[199],"results":[200],"show":[201],"achieves":[204],"53":[207,213],"%":[208,214,224],"higher":[209],"saturation":[210],"throughput,":[211],"occupies":[212],"fewer":[215],"lookup":[216],"tables":[217],"block":[219],"RAMs,":[220],"consumes":[222],"16":[223],"less":[225],"power":[226],"on":[227],"Alveo":[229],"U55C":[230],"than":[231],"ProNoC-a":[232],"state-of-the-art":[233],"FPGA-based":[234],"NoC.":[235]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}