{"id":"https://openalex.org/W4401568709","doi":"https://doi.org/10.23919/date58400.2024.10546510","title":"An Efficient Logic Operation Scheduler for Minimizing Memory Footprint of In-Memory SIMD Computation","display_name":"An Efficient Logic Operation Scheduler for Minimizing Memory Footprint of In-Memory SIMD Computation","publication_year":2024,"publication_date":"2024-03-25","ids":{"openalex":"https://openalex.org/W4401568709","doi":"https://doi.org/10.23919/date58400.2024.10546510"},"language":"en","primary_location":{"id":"doi:10.23919/date58400.2024.10546510","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date58400.2024.10546510","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081359577","display_name":"Xingyue Qian","orcid":"https://orcid.org/0009-0003-6162-2778"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xingyue Qian","raw_affiliation_strings":["University of Michigan-SJTU Joint Institute"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan-SJTU Joint Institute","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036755436","display_name":"Zhezhi He","orcid":"https://orcid.org/0000-0002-6357-236X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhezhi He","raw_affiliation_strings":["School of Electronic Information and Electrical Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronic Information and Electrical Engineering","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036572182","display_name":"Weikang Qian","orcid":"https://orcid.org/0000-0002-5129-9431"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Weikang Qian","raw_affiliation_strings":["University of Michigan-SJTU Joint Institute"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan-SJTU Joint Institute","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4514,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.52012957,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9663000106811523,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9663000106811523,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9383000135421753,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.930400013923645,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8113821148872375},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6834384202957153},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.6793025135993958},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.6364837288856506},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5968776941299438},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4718725085258484},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.4397010803222656},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3737430274486542},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22773724794387817},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14136773347854614},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1343458592891693},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11966079473495483}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8113821148872375},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6834384202957153},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.6793025135993958},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.6364837288856506},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5968776941299438},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4718725085258484},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.4397010803222656},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3737430274486542},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22773724794387817},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14136773347854614},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1343458592891693},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11966079473495483},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date58400.2024.10546510","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date58400.2024.10546510","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G64734739","display_name":null,"funder_award_id":"T2293700,T2293701,T2293704,62102257","funder_id":"https://openalex.org/F4320320885","funder_display_name":"European Research Consortium for Informatics and Mathematics"},{"id":"https://openalex.org/G8887903149","display_name":null,"funder_award_id":"2020YFB2205501,2022YFB4500200","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"}],"funders":[{"id":"https://openalex.org/F4320320885","display_name":"European Research Consortium for Informatics and Mathematics","ror":"https://ror.org/055zrhj18"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2242458479","https://openalex.org/W2966470162","https://openalex.org/W3048503184","https://openalex.org/W4285013957","https://openalex.org/W4299487805"],"related_works":["https://openalex.org/W2019451907","https://openalex.org/W3137434606","https://openalex.org/W1976766385","https://openalex.org/W4372263373","https://openalex.org/W2125264433","https://openalex.org/W4237401226","https://openalex.org/W4236777984","https://openalex.org/W2112457107","https://openalex.org/W2159716314","https://openalex.org/W2244179743"],"abstract_inverted_index":{"Many":[0],"in-memory":[1],"computing":[2],"(IMC)":[3],"designs":[4],"based":[5],"on":[6],"single":[7],"instruction":[8],"multiple":[9],"data":[10],"(SIMD)":[11],"concept":[12],"have":[13],"been":[14],"proposed":[15],"in":[16],"recent":[17],"years":[18],"to":[19,41,81],"perform":[20],"primitive":[21],"logic":[22],"operations":[23,48],"within":[24],"memory,":[25],"for":[26,46],"improving":[27],"energy":[28],"efficiency.":[29],"To":[30],"fully":[31],"exploit":[32],"the":[33,47],"advantage":[34],"of":[35,70],"SIMD":[36],"IMC,":[37],"it":[38],"is":[39],"crucial":[40],"identify":[42],"an":[43],"optimized":[44],"schedule":[45],"with":[49],"less":[50],"intermediate":[51],"memory":[52,56],"usage,":[53],"known":[54],"as":[55],"footprint":[57],"(MF).":[58],"In":[59],"this":[60],"work,":[61],"we":[62],"implement":[63],"a":[64,76],"recursive":[65],"partition-based":[66],"scheduler":[67],"which":[68],"consists":[69],"our":[71],"scheduler-friendly":[72],"partition":[73],"algorithm":[74],"and":[75,93],"modified":[77],"optimal":[78],"scheduler.":[79],"Compared":[80],"three":[82],"state-of-the-art":[83],"heuristic":[84],"strategies,":[85],"ours":[86],"can":[87],"reduce":[88],"MF":[89],"by":[90],"56.9%,":[91],"46.0%,":[92],"31.9%,":[94],"respectively.":[95]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}