{"id":"https://openalex.org/W4385192489","doi":"https://doi.org/10.23919/vlsitechnologyandcir57934.2023.10185415","title":"An 18.8-to-23.3 GHz ADPLL Based on Charge-Steering-Sampling Technique Achieving 75.9 fs RMS Jitter and \u2013252 dB FoM","display_name":"An 18.8-to-23.3 GHz ADPLL Based on Charge-Steering-Sampling Technique Achieving 75.9 fs RMS Jitter and \u2013252 dB FoM","publication_year":2023,"publication_date":"2023-06-11","ids":{"openalex":"https://openalex.org/W4385192489","doi":"https://doi.org/10.23919/vlsitechnologyandcir57934.2023.10185415"},"language":"en","primary_location":{"id":"doi:10.23919/vlsitechnologyandcir57934.2023.10185415","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsitechnologyandcir57934.2023.10185415","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101766951","display_name":"Weichen Tao","orcid":"https://orcid.org/0009-0007-3769-8181"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weichen Tao","raw_affiliation_strings":["University of Science and Technology of China,Hefei,China","University of Science and Technology of China, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Science and Technology of China,Hefei,China","institution_ids":["https://openalex.org/I126520041"]},{"raw_affiliation_string":"University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112880845","display_name":"Weichen Zhao","orcid":"https://orcid.org/0009-0002-9649-7076"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weichen Zhao","raw_affiliation_strings":["University of Science and Technology of China,Hefei,China","University of Science and Technology of China, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Science and Technology of China,Hefei,China","institution_ids":["https://openalex.org/I126520041"]},{"raw_affiliation_string":"University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027017637","display_name":"Robert Bogdan Staszewski","orcid":"https://orcid.org/0000-0001-9848-1129"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Robert Bogdan Staszewski","raw_affiliation_strings":["University College Dublin,Dublin,Ireland","University College Dublin, Dublin, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University College Dublin,Dublin,Ireland","institution_ids":["https://openalex.org/I100930933"]},{"raw_affiliation_string":"University College Dublin, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078740447","display_name":"Fujiang Lin","orcid":"https://orcid.org/0000-0001-9238-6737"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fujiang Lin","raw_affiliation_strings":["University of Science and Technology of China,Hefei,China","University of Science and Technology of China, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Science and Technology of China,Hefei,China","institution_ids":["https://openalex.org/I126520041"]},{"raw_affiliation_string":"University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008837666","display_name":"Yizhe Hu","orcid":"https://orcid.org/0000-0003-3685-7666"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yizhe Hu","raw_affiliation_strings":["University of Science and Technology of China,Hefei,China","University of Science and Technology of China, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Science and Technology of China,Hefei,China","institution_ids":["https://openalex.org/I126520041"]},{"raw_affiliation_string":"University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8217252492904663},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7340679168701172},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5708647966384888},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5581299066543579},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.5445280075073242},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.5364914536476135},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44948089122772217},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.4355854392051697},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.414695143699646},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3924728035926819},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.38579875230789185},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.363869845867157},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.35961711406707764},{"id":"https://openalex.org/keywords/delay-line-oscillator","display_name":"Delay line oscillator","score":0.2522246539592743},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.2488827407360077},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1801280379295349}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8217252492904663},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7340679168701172},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5708647966384888},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5581299066543579},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.5445280075073242},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.5364914536476135},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44948089122772217},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.4355854392051697},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.414695143699646},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3924728035926819},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.38579875230789185},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.363869845867157},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.35961711406707764},{"id":"https://openalex.org/C26907483","wikidata":"https://www.wikidata.org/wiki/Q5253479","display_name":"Delay line oscillator","level":4,"score":0.2522246539592743},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.2488827407360077},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1801280379295349}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/vlsitechnologyandcir57934.2023.10185415","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsitechnologyandcir57934.2023.10185415","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2291633415","https://openalex.org/W150743853","https://openalex.org/W1996470876","https://openalex.org/W2121671327","https://openalex.org/W2014849399","https://openalex.org/W1968175102","https://openalex.org/W2083384480","https://openalex.org/W4311222988"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,9,13,32,40,44,74,84,97,103],"mm-wave":[3],"all-digital":[4],"PLL":[5],"(ADPLL)":[6],"based":[7],"on":[8],"new":[10,71],"concept":[11],"of":[12,31,80],"charge-steering-sampling":[14],"(CSS)":[15],"digital":[16,86,98],"phase":[17,58],"detection":[18],"(PD).":[19],"The":[20,52],"CSS-PD":[21],"operation":[22],"is":[23,60,110],"formed":[24],"by":[25,49,62],"first,":[26],"presetting":[27],"the":[28,50,57,63,67,81,93,107,117,124],"input":[29],"capacitors":[30],"SAR-ADC":[33],"to":[34,112,139],"$V_{\\mathrm{D}\\mathrm{D}}$,":[35],"then":[36],"discharging":[37],"them":[38],"during":[39],"reference":[41],"pulse":[42],"via":[43],"pseudo-differential-pair":[45],"(pseudo-diff-pair\u201d)":[46],"directly":[47],"driven":[48],"oscillator.":[51],"differential-mode":[53],"(DM)":[54],"charge-residue,":[55],"representing":[56],"error,":[59],"evaluated":[61],"ADC":[64],"for":[65],"supporting":[66],"ADPLL":[68],"operation.":[69],"This":[70],"technique":[72],"promotes":[73],"high":[75],"PD":[76,87],"gain,":[77],"good":[78],"isolation":[79],"oscillator,":[82],"and":[83,134],"multi-bit":[85],"output":[88],"simultaneously,":[89],"fully":[90],"benefiting":[91],"from":[92,137],"advanced":[94],"CMOS.":[95],"Further,":[96],"loop":[99],"filter":[100],"(DLF)":[101],"with":[102,116],"dead-zone":[104],"(DZ)":[105],"in":[106,121],"integral":[108],"path":[109],"proposed":[111],"avoid":[113],"any":[114],"conflicts":[115],"proportional":[118],"path.":[119],"Fabricated":[120],"22-nm":[122],"CMOS,":[123],"prototype":[125],"achieves":[126],"75.9":[127],"fs":[128],"RMS":[129],"jitter,":[130],"$\\lt":[131],"$-50dBc":[132],"spur,":[133],"-252.4dB":[135],"FoM":[136],"18.8":[138],"23.3":[140],"GHz.":[141]},"counts_by_year":[{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":6}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}