{"id":"https://openalex.org/W4385213884","doi":"https://doi.org/10.23919/vlsitechnologyandcir57934.2023.10185289","title":"3.7-GHz Multi-Bank High-Current Single-Port Cache SRAM with 0.5V-1.4V Wide Voltage Range Operation in 3nm FinFET for HPC Applications","display_name":"3.7-GHz Multi-Bank High-Current Single-Port Cache SRAM with 0.5V-1.4V Wide Voltage Range Operation in 3nm FinFET for HPC Applications","publication_year":2023,"publication_date":"2023-06-11","ids":{"openalex":"https://openalex.org/W4385213884","doi":"https://doi.org/10.23919/vlsitechnologyandcir57934.2023.10185289"},"language":"en","primary_location":{"id":"doi:10.23919/vlsitechnologyandcir57934.2023.10185289","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsitechnologyandcir57934.2023.10185289","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020509077","display_name":"Yoshiaki Osada","orcid":"https://orcid.org/0009-0001-2796-4243"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yoshiaki Osada","raw_affiliation_strings":["TSMC Design Technology Japan,Yokohama,Japan","TSMC Design Technology Japan, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC Design Technology Japan,Yokohama,Japan","institution_ids":[]},{"raw_affiliation_string":"TSMC Design Technology Japan, Yokohama, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112437215","display_name":"Takaaki Nakazato","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Takaaki Nakazato","raw_affiliation_strings":["TSMC Design Technology Japan,Yokohama,Japan","TSMC Design Technology Japan, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC Design Technology Japan,Yokohama,Japan","institution_ids":[]},{"raw_affiliation_string":"TSMC Design Technology Japan, Yokohama, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047952713","display_name":"Koji Nii","orcid":"https://orcid.org/0000-0002-9986-5308"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Koji Nii","raw_affiliation_strings":["TSMC Design Technology Japan,Yokohama,Japan","TSMC Design Technology Japan, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC Design Technology Japan,Yokohama,Japan","institution_ids":[]},{"raw_affiliation_string":"TSMC Design Technology Japan, Yokohama, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111294816","display_name":"J.J. Liaw","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jhon-Jhy Liaw","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan","TSMC, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]},{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111013532","display_name":"Shien-Yang Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shien-Yang Michael Wu","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan","TSMC, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]},{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074772780","display_name":"Quincy Li","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Quincy Li","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan","TSMC, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]},{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100989173","display_name":"Hidehiro Fujiwara","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hidehiro Fujiwara","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan","TSMC, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]},{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102320565","display_name":"Hung-Jen Liao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Jen Liao","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan","TSMC, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]},{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114087240","display_name":"Tsung-Yung Jonathan Chang","orcid":"https://orcid.org/0009-0007-6505-5474"},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsung-Yung Jonathan Chang","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan","TSMC, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]},{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.859,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.72971161,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7656762003898621},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.643680214881897},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5376148819923401},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5267640352249146},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5210987329483032},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.5125722885131836},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5098027586936951},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4867582321166992},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41440349817276},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.32783830165863037},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27715057134628296},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10268563032150269}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7656762003898621},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.643680214881897},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5376148819923401},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5267640352249146},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5210987329483032},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.5125722885131836},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5098027586936951},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4867582321166992},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41440349817276},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.32783830165863037},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27715057134628296},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10268563032150269},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/vlsitechnologyandcir57934.2023.10185289","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsitechnologyandcir57934.2023.10185289","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8500000238418579,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2297319780","https://openalex.org/W2178217057","https://openalex.org/W1972800815","https://openalex.org/W2548830639","https://openalex.org/W4252086734","https://openalex.org/W2159770326","https://openalex.org/W1505038800","https://openalex.org/W2051027227","https://openalex.org/W4301258909","https://openalex.org/W2953793304"],"abstract_inverted_index":{"Wordline":[0],"driver":[1,6],"sleep":[2,7],"(WLSLP)":[3],"and":[4,23,41],"write":[5,19],"(WDSLP)":[8],"circuits":[9],"are":[10],"introduced":[11],"to":[12,45],"reduce":[13],"leakage":[14,25],"power":[15,26],"while":[16],"keeping":[17],"fast":[18],"speed.":[20],"With":[21],"WLSLP":[22],"WDSLP,":[24],"is":[27],"reduced":[28],"by":[29],"71%.":[30],"In":[31],"our":[32],"SRAM":[33],"design,":[34],"it":[35],"demonstrates":[36],"3.7GHz":[37],"at":[38],"1.4":[39],"V":[40],"wide-range":[42],"operation":[43],"down":[44],"0.5":[46],"V.":[47],"It":[48],"achieves":[49],"the":[50],"best":[51],"FoM":[52],"defined":[53],"as":[54],"density":[55],"\u00d7":[56],"frequency.":[57]},"counts_by_year":[{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}