{"id":"https://openalex.org/W4385192473","doi":"https://doi.org/10.23919/vlsitechnologyandcir57934.2023.10185259","title":"A Reference-Sampling PLL with Low-Ripple Double-Sampling PD Achieving \u221280-dBc Reference Spur and \u2212259-dB FoM with 12-pF Input Load","display_name":"A Reference-Sampling PLL with Low-Ripple Double-Sampling PD Achieving \u221280-dBc Reference Spur and \u2212259-dB FoM with 12-pF Input Load","publication_year":2023,"publication_date":"2023-06-11","ids":{"openalex":"https://openalex.org/W4385192473","doi":"https://doi.org/10.23919/vlsitechnologyandcir57934.2023.10185259"},"language":"en","primary_location":{"id":"doi:10.23919/vlsitechnologyandcir57934.2023.10185259","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsitechnologyandcir57934.2023.10185259","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083782865","display_name":"Zunsong Yang","orcid":"https://orcid.org/0000-0001-8539-8481"},"institutions":[{"id":"https://openalex.org/I4210118579","display_name":"Systems Biology Institute","ror":"https://ror.org/02c7akf81","country_code":"JP","type":"nonprofit","lineage":["https://openalex.org/I4210118579"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Zunsong Yang","raw_affiliation_strings":["The University of Tokyo,Systems Design Lab.,,Tokyo,Japan","Systems Design Lab.,, The University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Tokyo,Systems Design Lab.,,Tokyo,Japan","institution_ids":["https://openalex.org/I4210118579"]},{"raw_affiliation_string":"Systems Design Lab.,, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001698880","display_name":"Masaru Osada","orcid":"https://orcid.org/0000-0002-2551-4863"},"institutions":[{"id":"https://openalex.org/I4210118579","display_name":"Systems Biology Institute","ror":"https://ror.org/02c7akf81","country_code":"JP","type":"nonprofit","lineage":["https://openalex.org/I4210118579"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masaru Osada","raw_affiliation_strings":["The University of Tokyo,Systems Design Lab.,,Tokyo,Japan","Systems Design Lab.,, The University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Tokyo,Systems Design Lab.,,Tokyo,Japan","institution_ids":["https://openalex.org/I4210118579"]},{"raw_affiliation_string":"Systems Design Lab.,, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091746415","display_name":"Shuowei Li","orcid":"https://orcid.org/0000-0002-0922-9755"},"institutions":[{"id":"https://openalex.org/I4210118579","display_name":"Systems Biology Institute","ror":"https://ror.org/02c7akf81","country_code":"JP","type":"nonprofit","lineage":["https://openalex.org/I4210118579"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shuowei Li","raw_affiliation_strings":["The University of Tokyo,Systems Design Lab.,,Tokyo,Japan","Systems Design Lab.,, The University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Tokyo,Systems Design Lab.,,Tokyo,Japan","institution_ids":["https://openalex.org/I4210118579"]},{"raw_affiliation_string":"Systems Design Lab.,, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101072944","display_name":"Yuyang Zhu","orcid":"https://orcid.org/0009-0005-5497-1683"},"institutions":[{"id":"https://openalex.org/I4210118579","display_name":"Systems Biology Institute","ror":"https://ror.org/02c7akf81","country_code":"JP","type":"nonprofit","lineage":["https://openalex.org/I4210118579"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuyang Zhu","raw_affiliation_strings":["The University of Tokyo,Systems Design Lab.,,Tokyo,Japan","Systems Design Lab.,, The University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Tokyo,Systems Design Lab.,,Tokyo,Japan","institution_ids":["https://openalex.org/I4210118579"]},{"raw_affiliation_string":"Systems Design Lab.,, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007028121","display_name":"Tetsuya Iizuka","orcid":"https://orcid.org/0000-0002-1512-4714"},"institutions":[{"id":"https://openalex.org/I4210118579","display_name":"Systems Biology Institute","ror":"https://ror.org/02c7akf81","country_code":"JP","type":"nonprofit","lineage":["https://openalex.org/I4210118579"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tetsuya Iizuka","raw_affiliation_strings":["The University of Tokyo,Systems Design Lab.,,Tokyo,Japan","Systems Design Lab.,, The University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Tokyo,Systems Design Lab.,,Tokyo,Japan","institution_ids":["https://openalex.org/I4210118579"]},{"raw_affiliation_string":"Systems Design Lab.,, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7363,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.70302203,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spur","display_name":"Spur","score":0.8733365535736084},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.871296226978302},{"id":"https://openalex.org/keywords/ripple","display_name":"Ripple","score":0.5834791660308838},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.5716089606285095},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5664740800857544},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.35714593529701233},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3014761209487915},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25797444581985474},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19739747047424316},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.1842692494392395},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1706395447254181},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07802242040634155},{"id":"https://openalex.org/keywords/structural-engineering","display_name":"Structural engineering","score":0.06525075435638428}],"concepts":[{"id":"https://openalex.org/C2779821383","wikidata":"https://www.wikidata.org/wiki/Q7581537","display_name":"Spur","level":2,"score":0.8733365535736084},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.871296226978302},{"id":"https://openalex.org/C2779599953","wikidata":"https://www.wikidata.org/wiki/Q1776117","display_name":"Ripple","level":3,"score":0.5834791660308838},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.5716089606285095},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5664740800857544},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.35714593529701233},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3014761209487915},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25797444581985474},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19739747047424316},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.1842692494392395},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1706395447254181},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07802242040634155},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.06525075435638428},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/vlsitechnologyandcir57934.2023.10185259","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsitechnologyandcir57934.2023.10185259","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W4230962578","https://openalex.org/W4239347125","https://openalex.org/W4244605149","https://openalex.org/W4256475471"],"related_works":["https://openalex.org/W2242079364","https://openalex.org/W2317410790","https://openalex.org/W191859820","https://openalex.org/W2504787585","https://openalex.org/W2776212486","https://openalex.org/W2049525097","https://openalex.org/W2964943829","https://openalex.org/W2516063142","https://openalex.org/W2372909716","https://openalex.org/W2326560183"],"abstract_inverted_index":{"A":[0,33],"reference-sampling":[1],"PLL":[2],"(RSPLL)":[3],"with":[4,78],"low-ripple":[5],"double-sampling":[6],"phase":[7,17],"detector":[8],"(DSPD)":[9],"is":[10,88],"proposed":[11,45],"to":[12,46],"lower":[13],"the":[14,67],"PD\u2019s":[15],"in-band":[16],"noise":[18],"(PN)":[19],"by":[20,51],"3dB":[21],"without":[22,56],"raising":[23],"PLL\u2019s":[24,48],"input":[25,49,65],"load":[26,50],"and":[27,39,59],"crystal":[28],"oscillator\u2019s":[29],"(XO\u2019s)":[30],"power":[31,86],"consumption.":[32],"unity-gain":[34],"buffer":[35],"(UGB)":[36],"based":[37],"charger":[38],"a":[40,52,63,79],"multiplexed":[41],"dummy":[42],"sampler":[43],"are":[44],"reduce":[47],"factor":[53],"of":[54,76,82],"4":[55],"compromising":[57],"spur":[58,80],"jitter":[60,75],"performances.":[61],"With":[62],"100-MHz":[64],"reference,":[66],"prototype":[68],"in":[69],"65-nm":[70],"CMOS":[71],"achieves":[72],"an":[73],"RMS":[74],"63fs":[77],"level":[81],"\u221280dBc.":[83],"The":[84],"total":[85],"consumption":[87],"3.1mW":[89],"at":[90],"3.4GHz.":[91]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}