{"id":"https://openalex.org/W3186075669","doi":"https://doi.org/10.23919/vlsicircuits52068.2021.9492464","title":"A 5nm Fin-FET 2G-search/s 512-entry x 220-bit TCAM with Single Cycle Entry Update Capability for Data Center ASICs","display_name":"A 5nm Fin-FET 2G-search/s 512-entry x 220-bit TCAM with Single Cycle Entry Update Capability for Data Center ASICs","publication_year":2021,"publication_date":"2021-06-13","ids":{"openalex":"https://openalex.org/W3186075669","doi":"https://doi.org/10.23919/vlsicircuits52068.2021.9492464","mag":"3186075669"},"language":"en","primary_location":{"id":"doi:10.23919/vlsicircuits52068.2021.9492464","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsicircuits52068.2021.9492464","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Symposium on VLSI Circuits","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112032109","display_name":"Chetan Deshpande","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Chetan Deshpande","raw_affiliation_strings":["MediaTek Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"MediaTek Inc., San Jose, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103786187","display_name":"Ritesh Garg","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ritesh Garg","raw_affiliation_strings":["MediaTek Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"MediaTek Inc., San Jose, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053938323","display_name":"Gajanan Jedhe","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gajanan Jedhe","raw_affiliation_strings":["MediaTek Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"MediaTek Inc., San Jose, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005500301","display_name":"Gaurang Narvekar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gaurang Narvekar","raw_affiliation_strings":["MediaTek Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"MediaTek Inc., San Jose, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103642308","display_name":"Sushil Kumar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sushil Kumar","raw_affiliation_strings":["MediaTek Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"MediaTek Inc., San Jose, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5112032109"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2303,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.48185547,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.706486701965332},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6680675745010376},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.6416664123535156},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.5305901765823364},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5181873440742493},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5100286602973938},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.507415235042572},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.484294593334198},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4090462923049927},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13402801752090454}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.706486701965332},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6680675745010376},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.6416664123535156},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.5305901765823364},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5181873440742493},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5100286602973938},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.507415235042572},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.484294593334198},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4090462923049927},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13402801752090454},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/vlsicircuits52068.2021.9492464","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsicircuits52068.2021.9492464","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Symposium on VLSI Circuits","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3151633427","https://openalex.org/W2012045996","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W2109451123","https://openalex.org/W4293253840","https://openalex.org/W2068933159","https://openalex.org/W2108707960","https://openalex.org/W2561621772"],"abstract_inverted_index":{"This":[0,33],"paper":[1],"presents":[2],"a":[3,25,29,60,68,92,105],"2G-search/s":[4,90],"embedded":[5],"Ternary":[6],"Content":[7],"Addressable":[8],"Memory":[9],"(TCAM)":[10],"design":[11],"in":[12,24,28],"5nm":[13],"Fin-FET":[14],"technology":[15],"with":[16,48],"the":[17,84],"ability":[18],"to":[19,77],"update":[20,36],"both":[21],"SRAM":[22],"words":[23],"TCAM":[26,35,71],"entry":[27],"single":[30,69],"clock":[31],"cycle.":[32],"reduces":[34],"latency":[37],"by":[38],"50%":[39],"for":[40,104],"data":[41],"center":[42],"Application":[43],"Specific":[44],"Integrated":[45],"Circuits":[46],"(ASICs)":[47],"only":[49],"1%":[50],"area":[51],"overhead":[52],"and":[53,74],"no":[54],"search":[55,87],"power":[56],"penalty.":[57],"We":[58],"present":[59],"novel":[61],"time":[62],"multiplexed":[63],"input":[64],"bus":[65],"interface":[66],"on":[67],"port":[70],"cell":[72],"array":[73],"new":[75],"architecture":[76],"enable":[78],"fast":[79],"updates.":[80],"Silicon":[81],"measurement":[82],"shows":[83],"highest":[85],"reported":[86],"rate":[88],"of":[89],"at":[91],"3.48Mb/mm":[93],"<sup":[94],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[95],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[96],"memory":[97],"density":[98],"including":[99],"all":[100],"global":[101],"peripheral":[102],"circuitry":[103],"512":[106],"entry,":[107],"220-bit":[108],"wide,":[109],"110Kb":[110],"TCAM.":[111]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}