{"id":"https://openalex.org/W3183190742","doi":"https://doi.org/10.23919/vlsicircuits52068.2021.9492376","title":"All-Digital Closed-Loop Unified Retention/Wake-Up Clamp in a 10nm 4-Core x86 IP","display_name":"All-Digital Closed-Loop Unified Retention/Wake-Up Clamp in a 10nm 4-Core x86 IP","publication_year":2021,"publication_date":"2021-06-13","ids":{"openalex":"https://openalex.org/W3183190742","doi":"https://doi.org/10.23919/vlsicircuits52068.2021.9492376","mag":"3183190742"},"language":"en","primary_location":{"id":"doi:10.23919/vlsicircuits52068.2021.9492376","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsicircuits52068.2021.9492376","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Symposium on VLSI Circuits","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085682261","display_name":"Charles Augustine","orcid":"https://orcid.org/0000-0001-8892-6286"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Augustine","raw_affiliation_strings":["Circuit Research Lab, Intel, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010426127","display_name":"Anis Afzal","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Afzal","raw_affiliation_strings":["Intel, Austin, Texas, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Austin, Texas, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066238973","display_name":"U. Misgar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"U. Misgar","raw_affiliation_strings":["Intel, Austin, Texas, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Austin, Texas, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011808155","display_name":"Abdullah A. Owahid","orcid":"https://orcid.org/0000-0002-9326-5942"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Owahid","raw_affiliation_strings":["Intel, Austin, Texas, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Austin, Texas, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074239567","display_name":"Arun Raman","orcid":"https://orcid.org/0000-0002-5510-2405"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Raman","raw_affiliation_strings":["Intel, Austin, Texas, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Austin, Texas, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040572214","display_name":"K. Subramanian","orcid":"https://orcid.org/0000-0002-7420-2444"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Subramanian","raw_affiliation_strings":["Intel, Austin, Texas, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Austin, Texas, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080731156","display_name":"Feroze Merchant","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F. Merchant","raw_affiliation_strings":["Intel, Austin, Texas, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Austin, Texas, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067753561","display_name":"James Tschanz","orcid":"https://orcid.org/0000-0003-0317-4332"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Tschanz","raw_affiliation_strings":["Circuit Research Lab, Intel, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036997390","display_name":"Muhammad Khellah","orcid":"https://orcid.org/0000-0001-9651-5639"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Khellah","raw_affiliation_strings":["Circuit Research Lab, Intel, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06670837,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.7672044038772583},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5531983971595764},{"id":"https://openalex.org/keywords/clamp","display_name":"Clamp","score":0.4971506893634796},{"id":"https://openalex.org/keywords/wake","display_name":"Wake","score":0.47743353247642517},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4652605354785919},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.45745527744293213},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3241227865219116},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17173552513122559},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1714487075805664}],"concepts":[{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.7672044038772583},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5531983971595764},{"id":"https://openalex.org/C2776161997","wikidata":"https://www.wikidata.org/wiki/Q846600","display_name":"Clamp","level":3,"score":0.4971506893634796},{"id":"https://openalex.org/C48939323","wikidata":"https://www.wikidata.org/wiki/Q294879","display_name":"Wake","level":2,"score":0.47743353247642517},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4652605354785919},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.45745527744293213},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3241227865219116},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17173552513122559},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1714487075805664},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C84111939","wikidata":"https://www.wikidata.org/wiki/Q5125465","display_name":"Clamping","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/vlsicircuits52068.2021.9492376","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsicircuits52068.2021.9492376","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Symposium on VLSI Circuits","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2757285599","https://openalex.org/W2376025146","https://openalex.org/W2369682515","https://openalex.org/W161151693","https://openalex.org/W3215381467","https://openalex.org/W2955635855","https://openalex.org/W3195741387","https://openalex.org/W4381570180","https://openalex.org/W2915956107","https://openalex.org/W4324257240"],"abstract_inverted_index":{"A":[0],"10nm":[1],"4-core":[2],"x86":[3],"IP":[4],"with":[5,58],"multiple":[6],"low-power":[7],"states":[8],"including":[9],"C1":[10],"(clock-gated":[11],"core),":[12],"C6":[13,50],"(power-gated":[14],"core)":[15],"and":[16,46],"a":[17],"new":[18],"state":[19],"called":[20],"C1LP":[21,45],"where":[22],"the":[23],"core":[24],"voltage":[25,31],"is":[26,37],"lowered":[27],"to":[28],"its":[29],"retention":[30,42],"(V":[32],"<inf":[33],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[34],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">RETENTION</inf>":[35],")":[36],"presented.":[38],"All-digital":[39],"closed-loop":[40],"unified":[41],"clamp":[43],"for":[44,49,56],"wake":[47,60],"up":[48,61],"shows":[51],"power":[52],"savings":[53],"of":[54,66],"33%/28%":[55],"core/IP,":[57],"120ns":[59],"latency":[62],"while":[63],"addressing":[64],"impact":[65],"PVT":[67],"variations.":[68]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}