{"id":"https://openalex.org/W3186349955","doi":"https://doi.org/10.23919/vlsicircuits52068.2021.9492340","title":"A 24\u201331 GHz Reference Oversampling ADPLL Achieving FoM<sub>jitter\u2212N</sub> of -269.3 dB","display_name":"A 24\u201331 GHz Reference Oversampling ADPLL Achieving FoM<sub>jitter\u2212N</sub> of -269.3 dB","publication_year":2021,"publication_date":"2021-06-13","ids":{"openalex":"https://openalex.org/W3186349955","doi":"https://doi.org/10.23919/vlsicircuits52068.2021.9492340","mag":"3186349955"},"language":"en","primary_location":{"id":"doi:10.23919/vlsicircuits52068.2021.9492340","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsicircuits52068.2021.9492340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Symposium on VLSI Circuits","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049355767","display_name":"Jianglin Du","orcid":"https://orcid.org/0000-0002-4533-3576"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Jianglin Du","raw_affiliation_strings":["University College Dublin, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University College Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050565374","display_name":"Teerachot Siriburanon","orcid":"https://orcid.org/0000-0003-1658-9596"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Teerachot Siriburanon","raw_affiliation_strings":["University College Dublin, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University College Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024963649","display_name":"Xi Chen","orcid":"https://orcid.org/0000-0002-2210-0075"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Xi Chen","raw_affiliation_strings":["University College Dublin, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University College Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008837666","display_name":"Yizhe Hu","orcid":"https://orcid.org/0000-0003-3685-7666"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Yizhe Hu","raw_affiliation_strings":["University College Dublin, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University College Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035022236","display_name":"Vivek Govindaraj","orcid":null},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Vivek Govindaraj","raw_affiliation_strings":["University College Dublin, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University College Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011558492","display_name":"Anding Zhu","orcid":"https://orcid.org/0000-0002-8911-0905"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Anding Zhu","raw_affiliation_strings":["University College Dublin, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University College Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027017637","display_name":"Robert Bogdan Staszewski","orcid":"https://orcid.org/0000-0001-9848-1129"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Robert Bogdan Staszewski","raw_affiliation_strings":["University College Dublin, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University College Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8136,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.72058364,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9455896019935608},{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.9408798217773438},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7885650396347046},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6970747113227844},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5374911427497864},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.4766586422920227},{"id":"https://openalex.org/keywords/frequency-offset","display_name":"Frequency offset","score":0.461364209651947},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.45596805214881897},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4355010390281677},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4215430021286011},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4061514735221863},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.4061112403869629},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2458648681640625},{"id":"https://openalex.org/keywords/orthogonal-frequency-division-multiplexing","display_name":"Orthogonal frequency-division multiplexing","score":0.21086975932121277},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11288866400718689}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9455896019935608},{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.9408798217773438},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7885650396347046},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6970747113227844},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5374911427497864},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.4766586422920227},{"id":"https://openalex.org/C49319798","wikidata":"https://www.wikidata.org/wiki/Q5502874","display_name":"Frequency offset","level":4,"score":0.461364209651947},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.45596805214881897},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4355010390281677},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4215430021286011},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4061514735221863},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.4061112403869629},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2458648681640625},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.21086975932121277},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11288866400718689},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/vlsicircuits52068.2021.9492340","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsicircuits52068.2021.9492340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Symposium on VLSI Circuits","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2000343598","https://openalex.org/W2295601265","https://openalex.org/W2148370333","https://openalex.org/W2936029881","https://openalex.org/W2096085680","https://openalex.org/W2175299727","https://openalex.org/W1978946573","https://openalex.org/W2908219865"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,9,47,75,82],"mm-wave":[4],"all-digital":[5,34],"PLL":[6],"(ADPLL)":[7],"employing":[8],"4\u00d7":[10],"reference":[11,55],"oversampling":[12],"(ROS)":[13],"phase":[14],"detector":[15],"(PD).":[16],"The":[17,57],"fractional-N":[18,59],"operation":[19],"is":[20,61],"assisted":[21],"by":[22,41],"two":[23],"capacitive":[24],"DACs":[25],"embedded":[26],"in":[27,63],"the":[28,31,54],"ROS-PD.":[29],"Exploiting":[30],"benefits":[32],"of":[33,71,77,99],"implementation,":[35],"differential/offset":[36],"mismatches":[37],"can":[38],"be":[39],"compensated":[40],"CDAC":[42],"and":[43],"zeroed":[44],"out":[45],"through":[46],"4-tap":[48],"moving":[49],"average":[50],"(MA)":[51],"to":[52,94],"reduce":[53],"spurs.":[56],"proposed":[58],"ADPLL":[60],"implemented":[62],"28":[64],"nm":[65],"CMOS.":[66],"It":[67],"achieves":[68],"rms":[69],"jitter":[70],"237":[72],"fs":[73],"at":[74],"carrier":[76],"28.8":[78],"GHz":[79],"when":[80],"using":[81],"standard":[83],"50":[84],"MHz":[85],"crystal":[86],"oscillator,":[87],"while":[88],"consuming":[89],"only":[90],"11.9":[91],"mW,":[92],"leading":[93],"FoM":[95],"<inf":[96],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[97],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">jitter\u2212N</inf>":[98],"-269.3":[100],"dB.":[101]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}