{"id":"https://openalex.org/W2964988320","doi":"https://doi.org/10.23919/vlsic.2019.8778193","title":"SNAP: A 1.67 \u2014 21.55TOPS/W Sparse Neural Acceleration Processor for Unstructured Sparse Deep Neural Network Inference in 16nm CMOS","display_name":"SNAP: A 1.67 \u2014 21.55TOPS/W Sparse Neural Acceleration Processor for Unstructured Sparse Deep Neural Network Inference in 16nm CMOS","publication_year":2019,"publication_date":"2019-06-01","ids":{"openalex":"https://openalex.org/W2964988320","doi":"https://doi.org/10.23919/vlsic.2019.8778193","mag":"2964988320"},"language":"en","primary_location":{"id":"doi:10.23919/vlsic.2019.8778193","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsic.2019.8778193","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Symposium on VLSI Circuits","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076596358","display_name":"Zhang Jie-Fang\ue00b","orcid":"https://orcid.org/0000-0002-6609-4383"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jie-Fang Zhang","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007101760","display_name":"Ching\u2010En Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ching-En Lee","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041944874","display_name":"Chester Liu","orcid":"https://orcid.org/0000-0003-0115-9630"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chester Liu","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008683881","display_name":"Yakun Sophia Shao","orcid":"https://orcid.org/0000-0003-1811-5407"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yakun Sophia Shao","raw_affiliation_strings":["NVIDIA, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NVIDIA, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063354509","display_name":"Stephen W. Keckler","orcid":"https://orcid.org/0000-0001-6701-6099"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stephen W. Keckler","raw_affiliation_strings":["NVIDIA, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NVIDIA, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038110244","display_name":"Zhengya Zhang","orcid":"https://orcid.org/0000-0001-5963-9018"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhengya Zhang","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":12.7437,"has_fulltext":false,"cited_by_count":46,"citation_normalized_percentile":{"value":0.99509583,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"C306","last_page":"C307"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.6657385230064392},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6485991477966309},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.6152759194374084},{"id":"https://openalex.org/keywords/diagonal","display_name":"Diagonal","score":0.5687112808227539},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5152392983436584},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.49434900283813477},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4907447099685669},{"id":"https://openalex.org/keywords/snap","display_name":"Snap","score":0.47796913981437683},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4728681743144989},{"id":"https://openalex.org/keywords/associative-property","display_name":"Associative property","score":0.4546206593513489},{"id":"https://openalex.org/keywords/deep-neural-networks","display_name":"Deep neural networks","score":0.42938846349716187},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.34061992168426514},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3367292582988739},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3266203701496124},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19880244135856628},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.11165082454681396},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10865208506584167},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.08775275945663452},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08321550488471985}],"concepts":[{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6657385230064392},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6485991477966309},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.6152759194374084},{"id":"https://openalex.org/C130367717","wikidata":"https://www.wikidata.org/wiki/Q189791","display_name":"Diagonal","level":2,"score":0.5687112808227539},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5152392983436584},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.49434900283813477},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4907447099685669},{"id":"https://openalex.org/C2779997099","wikidata":"https://www.wikidata.org/wiki/Q7547253","display_name":"Snap","level":2,"score":0.47796913981437683},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4728681743144989},{"id":"https://openalex.org/C159423971","wikidata":"https://www.wikidata.org/wiki/Q177251","display_name":"Associative property","level":2,"score":0.4546206593513489},{"id":"https://openalex.org/C2984842247","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep neural networks","level":3,"score":0.42938846349716187},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.34061992168426514},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3367292582988739},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3266203701496124},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19880244135856628},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.11165082454681396},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10865208506584167},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.08775275945663452},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08321550488471985},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/vlsic.2019.8778193","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsic.2019.8778193","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Symposium on VLSI Circuits","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2263852508","https://openalex.org/W4385365297","https://openalex.org/W4389176983","https://openalex.org/W2044551808","https://openalex.org/W2589560081","https://openalex.org/W4385042999","https://openalex.org/W3125368719","https://openalex.org/W2907797846","https://openalex.org/W2263233705","https://openalex.org/W1968553097"],"abstract_inverted_index":{"A":[0,63],"Sparse":[1],"Neural":[2],"Acceleration":[3],"Processor":[4],"(SNAP)":[5],"is":[6,68],"designed":[7],"to":[8,22,26,70],"exploit":[9],"unstructured":[10],"sparsity":[11],"in":[12],"deep":[13],"neural":[14],"networks":[15],"(DNNs).":[16],"SNAP":[17,56,65,96],"uses":[18],"parallel":[19],"associative":[20],"search":[21],"discover":[23],"input":[24],"pairs":[25],"maintain":[27],"an":[28],"average":[29],"75%":[30],"hardware":[31],"utilization.":[32],"SNAP's":[33],"two-level":[34],"partial":[35],"sum":[36],"reduce":[37],"eliminates":[38],"access":[39],"contention":[40],"and":[41,50,60,81,89,101],"cuts":[42],"the":[43],"writeback":[44],"traffic":[45],"by":[46],"22\u00d7.":[47],"Through":[48],"diagonal":[49],"row":[51],"configurations":[52],"of":[53,76],"PE":[54],"arrays,":[55],"supports":[57],"any":[58],"CONV":[59,84],"FC":[61],"layers.":[62],"2.4mm216nm":[64],"test":[66],"chip":[67],"measured":[69],"achieve":[71],"a":[72],"peak":[73],"effectual":[74],"efficiency":[75],"21.55TOPS/W":[77],"(16b)":[78],"at":[79,99],"0.55V":[80],"260MHz":[82],"for":[83],"layers":[85],"with":[86],"10%":[87],"weight":[88],"activation":[90],"density.":[91],"Operating":[92],"on":[93],"pruned":[94],"ResNet-50,":[95],"achieves":[97],"90.98fps":[98],"0.80V":[100],"480MHz,":[102],"dissipating":[103],"348mW.":[104]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":11},{"year":2021,"cited_by_count":12},{"year":2020,"cited_by_count":9}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}