{"id":"https://openalex.org/W2965389440","doi":"https://doi.org/10.23919/vlsic.2019.8778187","title":"A Ternary Based Bit Scalable, 8.80 TOPS/W CNN accelerator with Many-core Processing-in-memory Architecture with 896K synapses/mm<sup>2</sup>","display_name":"A Ternary Based Bit Scalable, 8.80 TOPS/W CNN accelerator with Many-core Processing-in-memory Architecture with 896K synapses/mm<sup>2</sup>","publication_year":2019,"publication_date":"2019-06-01","ids":{"openalex":"https://openalex.org/W2965389440","doi":"https://doi.org/10.23919/vlsic.2019.8778187","mag":"2965389440"},"language":"en","primary_location":{"id":"doi:10.23919/vlsic.2019.8778187","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsic.2019.8778187","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Symposium on VLSI Circuits","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111719492","display_name":"Shunsuke Okumura","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shunsuke Okumura","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088276903","display_name":"Makoto Yabuuchi","orcid":"https://orcid.org/0000-0003-1515-4726"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Yabuuchi","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071348519","display_name":"K. Hijioka","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenichiro Hijioka","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111751660","display_name":"Koichi Nose","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koichi Nose","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6055,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.69099475,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"C248","last_page":"C249"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8302309513092041},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6087814569473267},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5993800163269043},{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.5179077982902527},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.5098775625228882},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4869764745235443},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4801070988178253},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4539480209350586},{"id":"https://openalex.org/keywords/tops","display_name":"TOPS","score":0.4312148094177246},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.42098382115364075},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14790049195289612},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1248241662979126}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8302309513092041},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6087814569473267},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5993800163269043},{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.5179077982902527},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.5098775625228882},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4869764745235443},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4801070988178253},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4539480209350586},{"id":"https://openalex.org/C2777675136","wikidata":"https://www.wikidata.org/wiki/Q835642","display_name":"TOPS","level":3,"score":0.4312148094177246},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.42098382115364075},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14790049195289612},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1248241662979126},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C154815118","wikidata":"https://www.wikidata.org/wiki/Q453762","display_name":"Spinning","level":2,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/vlsic.2019.8778187","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsic.2019.8778187","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Symposium on VLSI Circuits","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.75,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2811109569","https://openalex.org/W2385933648","https://openalex.org/W2381557761","https://openalex.org/W4231398535","https://openalex.org/W4245680303","https://openalex.org/W1996292569","https://openalex.org/W4210522299","https://openalex.org/W2043153436","https://openalex.org/W2368609622","https://openalex.org/W2119025037"],"abstract_inverted_index":{"A":[0,67],"Processing-In-Memory":[1],"(PIM)":[2],"accelerator":[3,18],"with":[4,38,70,82],"ternary":[5],"SRAM":[6],"is":[7,27,73],"proposed":[8],"for":[9],"low-power,":[10],"large-scale":[11,71],"deep":[12],"neural":[13,79],"network":[14],"(DNN)":[15],"processing.":[16],"The":[17],"consists":[19],"of":[20,29,62],"Ternary":[21],"Neural":[22],"Arithmetic":[23],"Memory":[24],"(TNAM)":[25],"which":[26],"capable":[28],"bit-scalable":[30],"MAC":[31],"(multiply":[32],"and":[33,41,54,75,84,87],"accumulation)":[34],"operation":[35],"in":[36],"accordance":[37],"target":[39],"accuracy":[40,86],"power":[42,53],"limit.":[43],"An":[44],"ADC":[45],"less":[46],"readout":[47],"circuits":[48],"to":[49],"reduce":[50],"analog-digital":[51],"conversion":[52],"a":[55],"system-level":[56],"variation":[57],"avoidance":[58],"technique":[59],"utilizing":[60],"features":[61],"TNAM":[63],"are":[64,94],"also":[65],"proposed.":[66],"test":[68],"chip":[69],"PIM":[72],"fabricated":[74],"successfully":[76],"operate":[77],"convolutional":[78],"networks":[80],"(CNNs)":[81],"8.8TOPS/W":[83],"highest":[85],"area":[88],"density":[89],"among":[90],"recent":[91],"SRAM-type":[92],"PIMs":[93],"obtained.":[95]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}