{"id":"https://openalex.org/W2966037435","doi":"https://doi.org/10.23919/vlsic.2019.8778059","title":"0.2mW 70Fs<sub>rms</sub>-Jitter Injection-Locked PLL Using De-Sensitized SSPD-Based Injecting-Time Self-Alignment Achieving -270dB FoM and -66dBc Reference Spur","display_name":"0.2mW 70Fs<sub>rms</sub>-Jitter Injection-Locked PLL Using De-Sensitized SSPD-Based Injecting-Time Self-Alignment Achieving -270dB FoM and -66dBc Reference Spur","publication_year":2019,"publication_date":"2019-06-01","ids":{"openalex":"https://openalex.org/W2966037435","doi":"https://doi.org/10.23919/vlsic.2019.8778059","mag":"2966037435"},"language":"en","primary_location":{"id":"doi:10.23919/vlsic.2019.8778059","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsic.2019.8778059","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Symposium on VLSI Circuits","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058568621","display_name":"Haosheng Zhang","orcid":"https://orcid.org/0000-0002-3413-8249"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Haosheng Zhang","raw_affiliation_strings":["Tokyo Institute of Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032076900","display_name":"Aravind Tharayil Narayanan","orcid":"https://orcid.org/0000-0002-6053-6603"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Aravind Tharayil Narayanan","raw_affiliation_strings":["Tokyo Institute of Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086299849","display_name":"Hans Herdian","orcid":"https://orcid.org/0000-0002-8667-3892"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hans Herdian","raw_affiliation_strings":["Tokyo Institute of Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045260163","display_name":"Bangan Liu","orcid":"https://orcid.org/0000-0002-3535-2407"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Bangan Liu","raw_affiliation_strings":["Tokyo Institute of Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088122376","display_name":"Yun Wang","orcid":"https://orcid.org/0000-0001-7773-1619"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yun Wang","raw_affiliation_strings":["Tokyo Institute of Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028333708","display_name":"Atsushi Shirane","orcid":"https://orcid.org/0000-0001-8172-4323"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Atsushi Shirane","raw_affiliation_strings":["Tokyo Institute of Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064086312","display_name":"Kenichi Okada","orcid":"https://orcid.org/0000-0002-1082-7672"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenichi Okada","raw_affiliation_strings":["Tokyo Institute of Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.332,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.8132244,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"C38","last_page":"C39"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8729905486106873},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6780011653900146},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6467040777206421},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.47958889603614807},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4255464971065521},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3915290832519531},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3652914762496948},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2608500123023987}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8729905486106873},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6780011653900146},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6467040777206421},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.47958889603614807},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4255464971065521},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3915290832519531},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3652914762496948},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2608500123023987}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/vlsic.2019.8778059","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsic.2019.8778059","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Symposium on VLSI Circuits","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2218086155","https://openalex.org/W1491025498","https://openalex.org/W1552660254","https://openalex.org/W2779702701","https://openalex.org/W2152489633","https://openalex.org/W4243319380","https://openalex.org/W2101365869","https://openalex.org/W2117760489","https://openalex.org/W2788595513","https://openalex.org/W2551612851"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,47],"injection-locked":[4],"PLL":[5],"that":[6],"employs":[7],"RC":[8],"pulse":[9],"generator":[10],"and":[11,19,65],"injection":[12],"timing":[13],"calibration":[14],"to":[15,29],"enhance":[16],"the":[17,31,36],"jitter":[18,64],"reference":[20,67],"spur":[21],"performance.":[22],"An":[23],"ultra-low":[24],"power":[25,33],"oscillator":[26],"is":[27,40],"designed":[28],"reduce":[30],"overall":[32],"consumption":[34],"of":[35,49],"PLL.":[37],"The":[38,55],"chip":[39],"fabricated":[41],"in":[42],"65nm":[43],"CMOS":[44],"technology,":[45],"occupying":[46],"area":[48],"0.25mm":[50],"<sup":[51],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[52,61],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[53],".":[54],"proposed":[56],"ILPLL":[57],"achieves":[58],"70fs":[59],"<sub":[60],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">rms</sub>":[62],"integrated":[63],"-66dBc":[66],"spur,":[68],"while":[69],"consuming":[70],"0.2mW,":[71],"which":[72],"translates":[73],"into":[74],"-270dB":[75],"FoM":[76],"at":[77],"2.4GHz":[78],"output":[79],"frequency.":[80]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":6},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}