{"id":"https://openalex.org/W2966283658","doi":"https://doi.org/10.23919/vlsic.2019.8777937","title":"A 138Fs<sub>rms</sub>-Integrated-Jitter and \u2212249dB-FoM Clock Multiplier with -51dBc Spur Using A Digital Spur Calibration Technique in 28-nm CMOS","display_name":"A 138Fs<sub>rms</sub>-Integrated-Jitter and \u2212249dB-FoM Clock Multiplier with -51dBc Spur Using A Digital Spur Calibration Technique in 28-nm CMOS","publication_year":2019,"publication_date":"2019-06-01","ids":{"openalex":"https://openalex.org/W2966283658","doi":"https://doi.org/10.23919/vlsic.2019.8777937","mag":"2966283658"},"language":"en","primary_location":{"id":"doi:10.23919/vlsic.2019.8777937","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsic.2019.8777937","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Symposium on VLSI Circuits","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002838990","display_name":"Yi-An Li","orcid":"https://orcid.org/0000-0001-5731-1967"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yi-An Li","raw_affiliation_strings":["University of California, Berkeley, CA"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, CA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039764227","display_name":"Ali M. Niknejad","orcid":"https://orcid.org/0000-0002-9246-9791"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ali M. Niknejad","raw_affiliation_strings":["University of California, Berkeley, CA"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, CA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5002838990"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":0.1192,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.45531968,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"C42","last_page":"C43"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9013566374778748},{"id":"https://openalex.org/keywords/spur","display_name":"Spur","score":0.8484197854995728},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.748241662979126},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5656354427337646},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.5519121885299683},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49745848774909973},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4877110421657562},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32613834738731384},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.23604506254196167},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20649763941764832}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9013566374778748},{"id":"https://openalex.org/C2779821383","wikidata":"https://www.wikidata.org/wiki/Q7581537","display_name":"Spur","level":2,"score":0.8484197854995728},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.748241662979126},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5656354427337646},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.5519121885299683},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49745848774909973},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4877110421657562},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32613834738731384},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.23604506254196167},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20649763941764832},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/vlsic.2019.8777937","is_oa":false,"landing_page_url":"https://doi.org/10.23919/vlsic.2019.8777937","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Symposium on VLSI Circuits","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8100000023841858,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2242079364","https://openalex.org/W2121182846","https://openalex.org/W2317410790","https://openalex.org/W191859820","https://openalex.org/W2152768744","https://openalex.org/W2504787585","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W2109491806","https://openalex.org/W3213608175"],"abstract_inverted_index":{"A":[0],"3-GHz":[1],"8x":[2],"clock":[3],"multiplier":[4],"has":[5],"been":[6],"proposed":[7,27],"with":[8],"a":[9,19,60],"jitter":[10,50],"performance":[11],"that":[12],"is":[13],"insensitive":[14],"to":[15,38],"frequency":[16,21],"drift":[17],"without":[18],"continuous":[20],"tracking":[22],"loop":[23],"(FTL).":[24],"With":[25],"the":[26,31],"digital":[28],"calibration":[29],"techniques,":[30],"spurs":[32],"can":[33],"be":[34],"effectively":[35],"suppressed":[36],"down":[37],"-50.9dBc.":[39],"Fabricated":[40],"in":[41],"28-nm":[42],"CMOS":[43],"technology,":[44],"this":[45],"prototype":[46],"presents":[47],"an":[48],"integrated":[49],"of":[51],"138fs":[52],"<sub":[53],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[54],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">rms</sub>":[55],"while":[56],"consuming":[57],"6.5mW":[58],"from":[59],"1-V/0.8-V":[61],"supplies":[62],"and":[63],"achieves":[64],"-249dB":[65],"FoM.":[66]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}