{"id":"https://openalex.org/W2994679811","doi":"https://doi.org/10.23919/spa.2019.8936762","title":"Power and Area Estimation of Discrete Filters in CMOS Integrated Circuits","display_name":"Power and Area Estimation of Discrete Filters in CMOS Integrated Circuits","publication_year":2019,"publication_date":"2019-09-01","ids":{"openalex":"https://openalex.org/W2994679811","doi":"https://doi.org/10.23919/spa.2019.8936762","mag":"2994679811"},"language":"en","primary_location":{"id":"doi:10.23919/spa.2019.8936762","is_oa":false,"landing_page_url":"https://doi.org/10.23919/spa.2019.8936762","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Signal Processing: Algorithms, Architectures, Arrangements, and Applications (SPA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009753350","display_name":"Botond S\u00e1ndor Kirei","orcid":"https://orcid.org/0000-0003-4605-5667"},"institutions":[{"id":"https://openalex.org/I158333966","display_name":"Technical University of Cluj-Napoca","ror":"https://ror.org/03r8nwp71","country_code":"RO","type":"education","lineage":["https://openalex.org/I158333966"]}],"countries":["RO"],"is_corresponding":true,"raw_author_name":"Botond Sandor Kirei","raw_affiliation_strings":["Basis of Electronics Department, Technical University of Cluj-Napoca, Cluj-Napoca, Romania"],"affiliations":[{"raw_affiliation_string":"Basis of Electronics Department, Technical University of Cluj-Napoca, Cluj-Napoca, Romania","institution_ids":["https://openalex.org/I158333966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062067457","display_name":"C. F\u0103rca\u015f","orcid":"https://orcid.org/0000-0001-8406-0630"},"institutions":[{"id":"https://openalex.org/I158333966","display_name":"Technical University of Cluj-Napoca","ror":"https://ror.org/03r8nwp71","country_code":"RO","type":"education","lineage":["https://openalex.org/I158333966"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Calin Farcas","raw_affiliation_strings":["Basis of Electronics Department, Technical University of Cluj-Napoca, Cluj-Napoca, Romania"],"affiliations":[{"raw_affiliation_string":"Basis of Electronics Department, Technical University of Cluj-Napoca, Cluj-Napoca, Romania","institution_ids":["https://openalex.org/I158333966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068845085","display_name":"Marina \u0162opa","orcid":"https://orcid.org/0000-0003-2891-7219"},"institutions":[{"id":"https://openalex.org/I158333966","display_name":"Technical University of Cluj-Napoca","ror":"https://ror.org/03r8nwp71","country_code":"RO","type":"education","lineage":["https://openalex.org/I158333966"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Marina Dana Topa","raw_affiliation_strings":["Basis of Electronics Department, Technical University of Cluj-Napoca, Cluj-Napoca, Romania"],"affiliations":[{"raw_affiliation_string":"Basis of Electronics Department, Technical University of Cluj-Napoca, Cluj-Napoca, Romania","institution_ids":["https://openalex.org/I158333966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5009753350"],"corresponding_institution_ids":["https://openalex.org/I158333966"],"apc_list":null,"apc_paid":null,"fwci":0.0978,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.45245414,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"67","last_page":"70"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/filter-design","display_name":"Filter design","score":0.6130234599113464},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5942040681838989},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5898261666297913},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5530598163604736},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5518426299095154},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5257278680801392},{"id":"https://openalex.org/keywords/active-filter","display_name":"Active filter","score":0.4694879651069641},{"id":"https://openalex.org/keywords/lattice-phase-equaliser","display_name":"Lattice phase equaliser","score":0.4615599513053894},{"id":"https://openalex.org/keywords/root-raised-cosine-filter","display_name":"Root-raised-cosine filter","score":0.45359960198402405},{"id":"https://openalex.org/keywords/adaptive-filter","display_name":"Adaptive filter","score":0.42944198846817017},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.368630975484848},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.26478642225265503},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20267179608345032},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16609445214271545},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.14545142650604248},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.14014476537704468}],"concepts":[{"id":"https://openalex.org/C22597639","wikidata":"https://www.wikidata.org/wiki/Q5449227","display_name":"Filter design","level":3,"score":0.6130234599113464},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5942040681838989},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5898261666297913},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5530598163604736},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5518426299095154},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5257278680801392},{"id":"https://openalex.org/C85899133","wikidata":"https://www.wikidata.org/wiki/Q557211","display_name":"Active filter","level":3,"score":0.4694879651069641},{"id":"https://openalex.org/C111104540","wikidata":"https://www.wikidata.org/wiki/Q1807061","display_name":"Lattice phase equaliser","level":3,"score":0.4615599513053894},{"id":"https://openalex.org/C76826599","wikidata":"https://www.wikidata.org/wiki/Q1248611","display_name":"Root-raised-cosine filter","level":4,"score":0.45359960198402405},{"id":"https://openalex.org/C102248274","wikidata":"https://www.wikidata.org/wiki/Q168388","display_name":"Adaptive filter","level":2,"score":0.42944198846817017},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.368630975484848},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26478642225265503},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20267179608345032},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16609445214271545},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.14545142650604248},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.14014476537704468},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/spa.2019.8936762","is_oa":false,"landing_page_url":"https://doi.org/10.23919/spa.2019.8936762","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Signal Processing: Algorithms, Architectures, Arrangements, and Applications (SPA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W61885107","https://openalex.org/W352590176","https://openalex.org/W2103075673","https://openalex.org/W2559293488","https://openalex.org/W2919540929"],"related_works":["https://openalex.org/W1975595391","https://openalex.org/W4293095329","https://openalex.org/W2127740252","https://openalex.org/W1996190945","https://openalex.org/W2080577510","https://openalex.org/W1991978401","https://openalex.org/W2767563627","https://openalex.org/W2075406254","https://openalex.org/W2183997974","https://openalex.org/W1944775659"],"abstract_inverted_index":{"The":[0,15,60,108],"paper":[1],"proposes":[2],"a":[3,30,79,168,189],"power/area":[4,27],"estimation":[5,61,89,109,177],"methodology":[6,62,110],"of":[7,17,29,51,57,64,68,90,97],"discrete":[8,71],"time":[9,72],"filters":[10],"in":[11,157],"CMOS":[12,91],"integrated":[13],"circuits.":[14],"difficulty":[16],"obtaining":[18],"an":[19],"early":[20],"(at":[21],"register":[22],"transfer":[23],"level":[24],"design":[25],"phase)":[26],"estimate":[28],"filter":[31,46,52,73,130,134,163,182],"is":[32,111,185],"many-fold,":[33],"as":[34],"estimates":[35,125],"depend":[36],"on":[37,113],"(i)":[38,65],"target":[39],"technology,":[40],"(ii)":[41,95],"clocking":[42],"frequency":[43],"and":[44,53,87,101,104,120,123,136,154,165,167,175],"(iii)":[45,105],"complexity":[47,183],"(filter":[48],"topology,":[49],"length":[50],"selected":[54],"numerical":[55],"representation":[56],"the":[58,69,144,173],"filter).":[59],"consists":[63],"VHDL":[66,82],"description":[67],"desired":[70],"using":[74],"components":[75],"from":[76],"PAELib":[77],"-":[78,178,184],"previously":[80],"developed":[81],"library":[83],"suitable":[84],"for":[85,128,140,152],"power":[86,155,174],"area":[88,124,153,176],"digital":[92],"circuits":[93],"-,":[94],"generation":[96],"random":[98],"data":[99],"samples":[100],"clock":[102],"signal":[103],"logic":[106],"simulation.":[107],"demonstrated":[112],"three":[114],"IIR":[115],"topologies:":[116],"direct":[117],"form":[118],"I/II":[119],"lattice.":[121],"Power":[122],"are":[126,150,160],"obtained":[127],"various":[129],"complexities":[131],"(5":[132],"different":[133,138],"orders":[135],"8":[137],"resolutions)":[139],"each":[141],"topology.":[142],"From":[143],"resulting":[145],"data,":[146],"two":[147],"empirical":[148],"formula":[149],"devised":[151],"estimates,":[156],"which":[158],"both":[159],"proportional":[161],"to":[162,181,187],"order":[164],"resolution":[166],"technology":[169,190],"dependent":[170,191],"constant.":[171,192],"Thus,":[172],"with":[179],"respect":[180],"reduced":[186],"computing":[188]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}