{"id":"https://openalex.org/W3191966537","doi":"https://doi.org/10.23919/mixdes52406.2021.9497564","title":"Exploiting Design Modularity and Relocation to Increase Productivity in FPGA-based Computing Systems","display_name":"Exploiting Design Modularity and Relocation to Increase Productivity in FPGA-based Computing Systems","publication_year":2021,"publication_date":"2021-06-24","ids":{"openalex":"https://openalex.org/W3191966537","doi":"https://doi.org/10.23919/mixdes52406.2021.9497564","mag":"3191966537"},"language":"en","primary_location":{"id":"doi:10.23919/mixdes52406.2021.9497564","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes52406.2021.9497564","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 28th International Conference on Mixed Design of Integrated Circuits and System","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064095658","display_name":"Zbigniew Mudza","orcid":"https://orcid.org/0000-0003-3453-4791"},"institutions":[{"id":"https://openalex.org/I188884621","display_name":"Lodz University of Technology","ror":"https://ror.org/00s8fpf52","country_code":"PL","type":"education","lineage":["https://openalex.org/I188884621"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Zbigniew Mudza","raw_affiliation_strings":["Lodz University of Technology, Lodz, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lodz University of Technology, Lodz, Poland","institution_ids":["https://openalex.org/I188884621"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5064095658"],"corresponding_institution_ids":["https://openalex.org/I188884621"],"apc_list":null,"apc_paid":null,"fwci":0.2234,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.35862692,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"94","last_page":"99"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8507156372070312},{"id":"https://openalex.org/keywords/modularity","display_name":"Modularity (biology)","score":0.8175410628318787},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7644100189208984},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7457724809646606},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5748863816261292},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5417332053184509},{"id":"https://openalex.org/keywords/relocation","display_name":"Relocation","score":0.4734078347682953},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4581533670425415},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.42669087648391724},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.39446312189102173},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15485703945159912},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11319595575332642}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8507156372070312},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.8175410628318787},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7644100189208984},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7457724809646606},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5748863816261292},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5417332053184509},{"id":"https://openalex.org/C2779019381","wikidata":"https://www.wikidata.org/wiki/Q3499564","display_name":"Relocation","level":2,"score":0.4734078347682953},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4581533670425415},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.42669087648391724},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.39446312189102173},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15485703945159912},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11319595575332642},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/mixdes52406.2021.9497564","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes52406.2021.9497564","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 28th International Conference on Mixed Design of Integrated Circuits and System","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2039535443","https://openalex.org/W2067433136","https://openalex.org/W2075397577","https://openalex.org/W2128492110","https://openalex.org/W2183064252","https://openalex.org/W2545885293","https://openalex.org/W2588101650","https://openalex.org/W2742454234","https://openalex.org/W3049119655"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2129019972","https://openalex.org/W2038220260","https://openalex.org/W3164085601","https://openalex.org/W2126857316","https://openalex.org/W1522032972","https://openalex.org/W2113308450","https://openalex.org/W2139962137","https://openalex.org/W2340647897"],"abstract_inverted_index":{"Long":[0],"development":[1,101],"cycles":[2],"are":[3],"a":[4,14,36,54,60],"crucial":[5],"disadvantage":[6],"of":[7,13,35,53,63,84,104],"FPGA-based":[8],"systems.":[9],"Reusing":[10],"implementation":[11,103],"results":[12,77],"module":[15,37,55],"for":[16,32],"multiple":[17,33],"instances":[18,34],"and":[19,30,68,78,102,107],"across":[20],"different":[21],"designs":[22],"can":[23,38,56,71,115],"mitigate":[24],"this":[25],"issue.":[26],"Identical":[27],"relative":[28],"placement":[29,67],"routing":[31,69],"be":[39,57,72,116],"forced":[40],"in":[41,59,111],"Xilinx":[42],"7":[43],"Series":[44],"devices":[45],"with":[46],"strict":[47],"design":[48],"constraining.":[49],"A":[50],"reference":[51],"instance":[52],"implemented":[58],"certain":[61],"section":[62,83],"FPGA":[64,85],"fabric.":[65,86],"Fixed":[66],"constraints":[70],"extracted":[73],"from":[74],"the":[75],"obtained":[76],"relocated":[79],"to":[80,94,118],"any":[81],"identical":[82],"The":[87],"approach":[88],"is":[89],"especially":[90],"useful":[91],"when":[92],"applied":[93],"reconfigurable":[95,105],"partitions":[96],"-":[97],"it":[98,114],"supports":[99],"independent":[100],"modules":[106],"static":[108],"design.":[109],"Also,":[110],"some":[112],"cases":[113],"extended":[117],"relocating":[119],"entire":[120],"partial":[121],"bitstreams.":[122]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}