{"id":"https://openalex.org/W2965284551","doi":"https://doi.org/10.23919/mixdes.2019.8787172","title":"Low Power Design From Moore to AI for nm Era : Invited Paper","display_name":"Low Power Design From Moore to AI for nm Era : Invited Paper","publication_year":2019,"publication_date":"2019-06-01","ids":{"openalex":"https://openalex.org/W2965284551","doi":"https://doi.org/10.23919/mixdes.2019.8787172","mag":"2965284551"},"language":"en","primary_location":{"id":"doi:10.23919/mixdes.2019.8787172","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes.2019.8787172","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 MIXDES - 26th International Conference \"Mixed Design of Integrated Circuits and Systems\"","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5105554115","display_name":"Rajiv Joshi","orcid":"https://orcid.org/0009-0007-7486-1531"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Rajiv V. Joshi","raw_affiliation_strings":["IBM T. J. Watson Research Center, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM T. J. Watson Research Center, NY, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012357226","display_name":"Matthew M. Ziegler","orcid":"https://orcid.org/0000-0002-9259-7304"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Matthew M. Ziegler","raw_affiliation_strings":["IBM T. J. Watson Research Center, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM T. J. Watson Research Center, NY, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5105554115"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0660582,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"59","last_page":"64"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6318519115447998},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.570560097694397},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5682008266448975},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4966142773628235},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4792470932006836},{"id":"https://openalex.org/keywords/boosting","display_name":"Boosting (machine learning)","score":0.4482845067977905},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4260554909706116},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3934767544269562},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3411167860031128},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3306117653846741},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.18004104495048523},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09633144736289978}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6318519115447998},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.570560097694397},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5682008266448975},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4966142773628235},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4792470932006836},{"id":"https://openalex.org/C46686674","wikidata":"https://www.wikidata.org/wiki/Q466303","display_name":"Boosting (machine learning)","level":2,"score":0.4482845067977905},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4260554909706116},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3934767544269562},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3411167860031128},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3306117653846741},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.18004104495048523},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09633144736289978},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/mixdes.2019.8787172","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes.2019.8787172","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 MIXDES - 26th International Conference \"Mixed Design of Integrated Circuits and Systems\"","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.75}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2198948050","https://openalex.org/W2562793280","https://openalex.org/W2739739316","https://openalex.org/W2801745195","https://openalex.org/W4244763807","https://openalex.org/W6687655462"],"related_works":["https://openalex.org/W17155033","https://openalex.org/W3207760230","https://openalex.org/W1496222301","https://openalex.org/W1590307681","https://openalex.org/W2536018345","https://openalex.org/W4312814274","https://openalex.org/W4285370786","https://openalex.org/W2296488620","https://openalex.org/W2358353312","https://openalex.org/W2353836703"],"abstract_inverted_index":{"This":[0],"paper":[1],"reviews":[2],"key":[3],"developments":[4],"and":[5,38,54,86,91],"the":[6,14],"continuation":[7],"of":[8,24,84],"low":[9,28],"power":[10],"techniques":[11,37,47,77],"needed":[12],"from":[13,26],"Moore":[15],"to":[16,29,73,80],"AI":[17],"eras.":[18],"SRAM":[19,71],"with":[20],"a":[21],"wider":[22],"range":[23],"operation,":[25],"extreme":[27],"high":[30],"voltages,":[31],"is":[32],"enabled":[33],"using":[34],"novel":[35],"circuit":[36],"demonstrated":[39],"for":[40,57,89],"edge":[41],"or":[42],"data":[43,92],"centric":[44,93],"accelerators.":[45],"These":[46,75],"exploit":[48],"interconnect":[49],"as":[50,52],"well":[51],"inductor":[53],"capacitor":[55],"coupling":[56],"boosting":[58],"on":[59],"demand.":[60],"Several":[61],"chips":[62],"fabricated":[63],"in":[64],"14nm":[65],"SOI":[66],"technology":[67],"show":[68],"functional":[69],"8T":[70],"down":[72],"0.24V-0.30V":[74],"new":[76],"can":[78],"lead":[79],"lower":[81],"voltage":[82],"operation":[83],"cognitive":[85],"neural":[87],"network":[88],"IoT":[90],"applications.":[94]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}