{"id":"https://openalex.org/W2965542055","doi":"https://doi.org/10.23919/mixdes.2019.8787156","title":"Implementation of Addition and Subtraction Operations in Multiple Precision Arithmetic","display_name":"Implementation of Addition and Subtraction Operations in Multiple Precision Arithmetic","publication_year":2019,"publication_date":"2019-06-01","ids":{"openalex":"https://openalex.org/W2965542055","doi":"https://doi.org/10.23919/mixdes.2019.8787156","mag":"2965542055"},"language":"en","primary_location":{"id":"doi:10.23919/mixdes.2019.8787156","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes.2019.8787156","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 MIXDES - 26th International Conference \"Mixed Design of Integrated Circuits and Systems\"","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015054246","display_name":"Kamil Rudnicki","orcid":"https://orcid.org/0000-0003-3319-5900"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kamil Rudnicki","raw_affiliation_strings":["Department of Reconfigurable Systems, Brightelligence Inc., Glasgow, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Reconfigurable Systems, Brightelligence Inc., Glasgow, UK","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041652624","display_name":"Tomasz P. Stefa\u0144ski","orcid":"https://orcid.org/0000-0002-3952-5731"},"institutions":[{"id":"https://openalex.org/I169333911","display_name":"Gda\u0144sk University of Technology","ror":"https://ror.org/006x4sc24","country_code":"PL","type":"education","lineage":["https://openalex.org/I169333911"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Tomasz P. Stefanski","raw_affiliation_strings":["Faculty of Electronics, Telecommunications and Informatics, Gdansk University of Technology, Gdansk, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electronics, Telecommunications and Informatics, Gdansk University of Technology, Gdansk, Poland","institution_ids":["https://openalex.org/I169333911"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4043,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.64923191,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"231","last_page":"235"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8432868719100952},{"id":"https://openalex.org/keywords/subtractor","display_name":"Subtractor","score":0.8041523694992065},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.7889219522476196},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7239775657653809},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.576888382434845},{"id":"https://openalex.org/keywords/subtraction","display_name":"Subtraction","score":0.5272844433784485},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5140384435653687},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5121750831604004},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.49043986201286316},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.47074729204177856},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.4666813313961029},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.43917179107666016},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4284816384315491},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.41966351866722107},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.30755865573883057},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19868189096450806},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.0935145914554596}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8432868719100952},{"id":"https://openalex.org/C187805909","wikidata":"https://www.wikidata.org/wiki/Q1142401","display_name":"Subtractor","level":4,"score":0.8041523694992065},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.7889219522476196},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7239775657653809},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.576888382434845},{"id":"https://openalex.org/C68060419","wikidata":"https://www.wikidata.org/wiki/Q40754","display_name":"Subtraction","level":2,"score":0.5272844433784485},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5140384435653687},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5121750831604004},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.49043986201286316},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.47074729204177856},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.4666813313961029},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.43917179107666016},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4284816384315491},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.41966351866722107},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30755865573883057},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19868189096450806},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0935145914554596},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/mixdes.2019.8787156","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes.2019.8787156","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 MIXDES - 26th International Conference \"Mixed Design of Integrated Circuits and Systems\"","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320314786","display_name":"Xilinx","ror":"https://ror.org/01rb7bk56"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W205605391","https://openalex.org/W1538172314","https://openalex.org/W1957012439","https://openalex.org/W1983325766","https://openalex.org/W1986819906","https://openalex.org/W1997150540","https://openalex.org/W2097682013","https://openalex.org/W2105498384","https://openalex.org/W2106191211","https://openalex.org/W2121848241","https://openalex.org/W2154774498","https://openalex.org/W2887488737"],"related_works":["https://openalex.org/W2370279919","https://openalex.org/W4255807200","https://openalex.org/W2152301037","https://openalex.org/W2017903029","https://openalex.org/W2088405182","https://openalex.org/W1568766364","https://openalex.org/W2182957074","https://openalex.org/W2094210932","https://openalex.org/W1836109266","https://openalex.org/W3037505396"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"a":[5,24,185],"digital":[6,121],"circuit":[7,108,122],"of":[8,26,50,60,80,123,131,168,188],"arithmetic":[9,18],"unit":[10,22,35,99],"implementing":[11],"addition":[12,46,167],"and":[13,30,47,113,140],"subtraction":[14,48],"operations":[15,49,62],"in":[16,37,134],"multiple-precision":[17],"(MPA).":[19],"This":[20],"adder-subtractor":[21,98,126],"is":[23,85,100,180],"part":[25],"MPA":[27,69,72,125],"coprocessor":[28,179],"supporting":[29],"offloading":[31],"the":[32,57,68,78,81,93,103,124,135,144,156,163,166,177],"central":[33],"processing":[34],"(CPU)":[36],"computations":[38],"requiring":[39],"precision":[40,132,193],"higher":[41],"than":[42,184],"32/64":[43],"bits.":[44,150,197],"Although":[45],"two":[51,169],"n-digit":[52],"numbers":[53,73,130,171],"require":[54],"O(n)":[55],"operations,":[56],"efficient":[58],"implementation":[59,91],"these":[61],"can":[63,152],"provide":[64],"valuable":[65],"time-savings":[66],"for":[67,89,192],"coprocessor.":[70],"Furthermore,":[71],"are":[74],"usually":[75],"stored":[76],"with":[77,128,143,155],"use":[79],"sign-magnitude":[82],"representation":[83],"which":[84],"not":[86],"so":[87],"straightforward":[88],"addition/subtraction":[90],"as":[92],"two's":[94],"complement":[95],"representation.":[96],"Our":[97],"implemented":[101],"using":[102],"very":[104],"high":[105],"speed":[106],"integrated":[107],"hardware":[109],"description":[110],"language":[111],"(VHDL)":[112],"benchmarked":[114],"on":[115],"Xilinx":[116],"Artix-7":[117],"FPGA.":[118],"The":[119],"developed":[120,164,178],"works":[127],"integer":[129],"varying":[133],"range":[136],"between":[137],"64":[138,149],"bits":[139],"32":[141],"kbits":[142],"limb":[145],"size":[146],"set":[147,194],"to":[148,195],"It":[151],"currently":[153],"work":[154],"clock":[157,174],"frequency":[158],"exceeding":[159],"450":[160],"MHz.":[161],"For":[162],"implementation,":[165],"k-limb":[170],"takes":[172],"33+k":[173],"cycles.":[175],"Hence,":[176],"1.7":[181],"times":[182],"faster":[183],"single":[186],"core":[187],"modern":[189],"i7":[190],"processor":[191],"32704":[196]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}