{"id":"https://openalex.org/W2888248059","doi":"https://doi.org/10.23919/mixdes.2018.8443592","title":"On the Use of Modified Biolek Window for Memristor Modeling in VerilogA","display_name":"On the Use of Modified Biolek Window for Memristor Modeling in VerilogA","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2888248059","doi":"https://doi.org/10.23919/mixdes.2018.8443592","mag":"2888248059"},"language":"en","primary_location":{"id":"doi:10.23919/mixdes.2018.8443592","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes.2018.8443592","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062362606","display_name":"M. Helena Fino","orcid":"https://orcid.org/0000-0003-3884-0059"},"institutions":[{"id":"https://openalex.org/I83558840","display_name":"Universidade Nova de Lisboa","ror":"https://ror.org/02xankh89","country_code":"PT","type":"education","lineage":["https://openalex.org/I83558840"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Maria. Helena Fino","raw_affiliation_strings":["Department of Electrotechnical Engineering, FCT-NOVA, Caparica, Portugal"],"affiliations":[{"raw_affiliation_string":"Department of Electrotechnical Engineering, FCT-NOVA, Caparica, Portugal","institution_ids":["https://openalex.org/I83558840"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079514922","display_name":"Tiago Miguel Rebou\u00e7o Pina","orcid":null},"institutions":[{"id":"https://openalex.org/I83558840","display_name":"Universidade Nova de Lisboa","ror":"https://ror.org/02xankh89","country_code":"PT","type":"education","lineage":["https://openalex.org/I83558840"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Tiago Pina","raw_affiliation_strings":["Department of Electrotechnical Engineering, FCT-NOVA, Caparica, Portugal"],"affiliations":[{"raw_affiliation_string":"Department of Electrotechnical Engineering, FCT-NOVA, Caparica, Portugal","institution_ids":["https://openalex.org/I83558840"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5062362606"],"corresponding_institution_ids":["https://openalex.org/I83558840"],"apc_list":null,"apc_paid":null,"fwci":0.1288,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.47908226,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"63","last_page":"66"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9865999817848206,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9724775552749634},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.8201180100440979},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6673198342323303},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6611618399620056},{"id":"https://openalex.org/keywords/window","display_name":"Window (computing)","score":0.5671618580818176},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.562671959400177},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43310225009918213},{"id":"https://openalex.org/keywords/emphasis","display_name":"Emphasis (telecommunications)","score":0.4304274320602417},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.42674148082733154},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.4137445390224457},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2257823348045349},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15668267011642456},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13453909754753113},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11712968349456787},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0745471715927124},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07033851742744446}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9724775552749634},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.8201180100440979},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6673198342323303},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6611618399620056},{"id":"https://openalex.org/C2778751112","wikidata":"https://www.wikidata.org/wiki/Q835016","display_name":"Window (computing)","level":2,"score":0.5671618580818176},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.562671959400177},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43310225009918213},{"id":"https://openalex.org/C177454536","wikidata":"https://www.wikidata.org/wiki/Q578290","display_name":"Emphasis (telecommunications)","level":2,"score":0.4304274320602417},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.42674148082733154},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.4137445390224457},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2257823348045349},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15668267011642456},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13453909754753113},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11712968349456787},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0745471715927124},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07033851742744446},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/mixdes.2018.8443592","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes.2018.8443592","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W766385260","https://openalex.org/W1532559922","https://openalex.org/W1976586188","https://openalex.org/W2007898123","https://openalex.org/W2008901850","https://openalex.org/W2052918019","https://openalex.org/W2105831835","https://openalex.org/W2110697514","https://openalex.org/W2112181056","https://openalex.org/W2153690880","https://openalex.org/W2162651880","https://openalex.org/W2404457517","https://openalex.org/W2603064927","https://openalex.org/W2760915959","https://openalex.org/W3106114372","https://openalex.org/W6631737855","https://openalex.org/W6736339276"],"related_works":["https://openalex.org/W3170109256","https://openalex.org/W2185262500","https://openalex.org/W4251693286","https://openalex.org/W1543954628","https://openalex.org/W4385367273","https://openalex.org/W2797315502","https://openalex.org/W2163054919","https://openalex.org/W4283019775","https://openalex.org/W4252977987","https://openalex.org/W3173413269"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,15,26,36,39],"implementation":[4,37],"of":[5,38],"memristor":[6,18,40],"models":[7],"in":[8,30],"VerilogA.":[9],"Particular":[10],"emphasis":[11],"is":[12],"given":[13],"to":[14],"modified":[16],"Biolek":[17],"model":[19,41],"and":[20],"on":[21],"its":[22],"capacity":[23],"for":[24],"modeling":[25],"nonlinear":[27],"effects":[28],"observed":[29],"real":[31],"devices.":[32],"Results":[33],"obtained":[34],"with":[35],"using":[42],"Cadence":[43],"verilogA":[44],"compiler":[45],"are":[46],"presented.":[47]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}