{"id":"https://openalex.org/W2886436370","doi":"https://doi.org/10.23919/mixdes.2018.8436908","title":"Design of FPGA-based Mealy FSMs with Counters","display_name":"Design of FPGA-based Mealy FSMs with Counters","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2886436370","doi":"https://doi.org/10.23919/mixdes.2018.8436908","mag":"2886436370"},"language":"en","primary_location":{"id":"doi:10.23919/mixdes.2018.8436908","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes.2018.8436908","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114017949","display_name":"Alexander Barkalov","orcid":null},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Alexander Barkalov","raw_affiliation_strings":["Electronics and Computer Science, University of Zielona Gora, Zielona Gora, Poland"],"affiliations":[{"raw_affiliation_string":"Electronics and Computer Science, University of Zielona Gora, Zielona Gora, Poland","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079123162","display_name":"Larysa Titarenko","orcid":"https://orcid.org/0000-0001-9558-3322"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Larysa Titarenko","raw_affiliation_strings":["Electronics and Computer Science, University of Zielona Gora, Zielona Gora, Poland"],"affiliations":[{"raw_affiliation_string":"Electronics and Computer Science, University of Zielona Gora, Zielona Gora, Poland","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043659905","display_name":"Kamil Mielcarek","orcid":"https://orcid.org/0000-0003-4027-7541"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Kamil Mielcarek","raw_affiliation_strings":["Electronics and Computer Science, University of Zielona Gora, Zielona Gora, Poland"],"affiliations":[{"raw_affiliation_string":"Electronics and Computer Science, University of Zielona Gora, Zielona Gora, Poland","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085989076","display_name":"S\u0142awomir Chmielewski","orcid":"https://orcid.org/0000-0001-9671-2800"},"institutions":[{"id":"https://openalex.org/I4210140734","display_name":"State Higher Vocational School in G\u0142og\u00f3w","ror":"https://ror.org/04wthrp69","country_code":"PL","type":"education","lineage":["https://openalex.org/I4210140734"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Slawomir Chmielewski","raw_affiliation_strings":["Institute of Science and Technology, State University of Applied Sciences in Glogow, Glogow, Poland"],"affiliations":[{"raw_affiliation_string":"Institute of Science and Technology, State University of Applied Sciences in Glogow, Glogow, Poland","institution_ids":["https://openalex.org/I4210140734"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5114017949"],"corresponding_institution_ids":["https://openalex.org/I46305939"],"apc_list":null,"apc_paid":null,"fwci":0.2019,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.53608658,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8749991655349731},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7439099550247192},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.6036635041236877},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5835612416267395},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5594792366027832},{"id":"https://openalex.org/keywords/register","display_name":"Register (sociolinguistics)","score":0.5206838846206665},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4903733730316162},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45981699228286743},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42309579253196716},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39349085092544556},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36577677726745605},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33505481481552124},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.306454062461853},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1740594506263733}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8749991655349731},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7439099550247192},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.6036635041236877},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5835612416267395},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5594792366027832},{"id":"https://openalex.org/C2779235478","wikidata":"https://www.wikidata.org/wiki/Q286576","display_name":"Register (sociolinguistics)","level":2,"score":0.5206838846206665},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4903733730316162},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45981699228286743},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42309579253196716},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39349085092544556},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36577677726745605},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33505481481552124},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.306454062461853},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1740594506263733},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/mixdes.2018.8436908","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes.2018.8436908","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W588038372","https://openalex.org/W598520007","https://openalex.org/W1549161382","https://openalex.org/W1588280643","https://openalex.org/W1976773275","https://openalex.org/W2004846004","https://openalex.org/W2091359789","https://openalex.org/W2101276571","https://openalex.org/W2480390426","https://openalex.org/W2483541570","https://openalex.org/W2489510177","https://openalex.org/W2492896809","https://openalex.org/W2641437438","https://openalex.org/W4239427185"],"related_works":["https://openalex.org/W2914607376","https://openalex.org/W1877758821","https://openalex.org/W1994369951","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W1977171228","https://openalex.org/W2121963733","https://openalex.org/W2170504327"],"abstract_inverted_index":{"A":[0],"method":[1,14],"is":[2,15,40],"proposed":[3,46],"for":[4],"hardware":[5],"reduction":[6],"of":[7,19,27,43,45],"FPGA-based":[8],"Mealy":[9],"FSM's":[10],"logic":[11],"circuit.":[12],"The":[13,25],"based":[16],"on":[17],"replacement":[18],"state":[20,23],"register":[21],"by":[22],"counter.":[24],"content":[26],"the":[28],"counter":[29],"can":[30],"be":[31],"increased":[32],"during":[33],"both":[34],"conditional":[35],"and":[36],"unconditional":[37],"transitions.":[38],"There":[39],"an":[41],"example":[42],"application":[44],"method.":[47]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}