{"id":"https://openalex.org/W2885877490","doi":"https://doi.org/10.23919/mixdes.2018.8436891","title":"Parallel, Asynchronous Winner Selection Circuit for Hardware Implemented Self-Organizing Maps","display_name":"Parallel, Asynchronous Winner Selection Circuit for Hardware Implemented Self-Organizing Maps","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2885877490","doi":"https://doi.org/10.23919/mixdes.2018.8436891","mag":"2885877490"},"language":"en","primary_location":{"id":"doi:10.23919/mixdes.2018.8436891","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes.2018.8436891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022889565","display_name":"Tomasz Tala\u015bka","orcid":"https://orcid.org/0000-0001-7252-8013"},"institutions":[{"id":"https://openalex.org/I686019","display_name":"AGH University of Krakow","ror":"https://ror.org/00bas1c41","country_code":"PL","type":"education","lineage":["https://openalex.org/I686019"]},{"id":"https://openalex.org/I1300393620","display_name":"Bydgoszcz University of Science and Technology","ror":"https://ror.org/049eq0c58","country_code":"PL","type":"education","lineage":["https://openalex.org/I1300393620"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Tomasz Talaska","raw_affiliation_strings":["Faculty of Telecommunication, UTP University of Science and Technology, Bydgoszcz, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Telecommunication, UTP University of Science and Technology, Bydgoszcz, Poland","institution_ids":["https://openalex.org/I1300393620","https://openalex.org/I686019"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024923159","display_name":"Marta Kolasa","orcid":"https://orcid.org/0000-0002-7866-6692"},"institutions":[{"id":"https://openalex.org/I686019","display_name":"AGH University of Krakow","ror":"https://ror.org/00bas1c41","country_code":"PL","type":"education","lineage":["https://openalex.org/I686019"]},{"id":"https://openalex.org/I1300393620","display_name":"Bydgoszcz University of Science and Technology","ror":"https://ror.org/049eq0c58","country_code":"PL","type":"education","lineage":["https://openalex.org/I1300393620"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Marta Kolasa","raw_affiliation_strings":["Faculty of Telecommunication, UTP University of Science and Technology, Bydgoszcz, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Telecommunication, UTP University of Science and Technology, Bydgoszcz, Poland","institution_ids":["https://openalex.org/I1300393620","https://openalex.org/I686019"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088770647","display_name":"Rafa\u0142 D\u0142ugosz","orcid":"https://orcid.org/0000-0002-9153-5072"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rafal Dlugosz","raw_affiliation_strings":["Aptive Poland S.A., Krak\u00f3w, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aptive Poland S.A., Krak\u00f3w, Poland","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5022889565"],"corresponding_institution_ids":["https://openalex.org/I1300393620","https://openalex.org/I686019"],"apc_list":null,"apc_paid":null,"fwci":0.1694,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.59955579,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"184","last_page":"187"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7826157808303833},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7601224184036255},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.6340969204902649},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5993316769599915},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5775123238563538},{"id":"https://openalex.org/keywords/self-organizing-map","display_name":"Self-organizing map","score":0.478628545999527},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4704885482788086},{"id":"https://openalex.org/keywords/digital-pattern-generator","display_name":"Digital pattern generator","score":0.45172566175460815},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.44696542620658875},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4463130235671997},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4445880949497223},{"id":"https://openalex.org/keywords/winner-take-all","display_name":"Winner-take-all","score":0.4309063255786896},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.38483312726020813},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.30848008394241333},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.29458484053611755},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2650602161884308},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.24837732315063477},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.19383272528648376},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16291570663452148},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09964865446090698}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7826157808303833},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7601224184036255},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.6340969204902649},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5993316769599915},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5775123238563538},{"id":"https://openalex.org/C111168008","wikidata":"https://www.wikidata.org/wiki/Q1136838","display_name":"Self-organizing map","level":3,"score":0.478628545999527},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4704885482788086},{"id":"https://openalex.org/C151346624","wikidata":"https://www.wikidata.org/wiki/Q5276129","display_name":"Digital pattern generator","level":3,"score":0.45172566175460815},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.44696542620658875},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4463130235671997},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4445880949497223},{"id":"https://openalex.org/C168976158","wikidata":"https://www.wikidata.org/wiki/Q769931","display_name":"Winner-take-all","level":3,"score":0.4309063255786896},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.38483312726020813},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.30848008394241333},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.29458484053611755},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2650602161884308},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.24837732315063477},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.19383272528648376},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16291570663452148},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09964865446090698},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/mixdes.2018.8436891","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes.2018.8436891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1679913846","https://openalex.org/W1971944463","https://openalex.org/W2011851524","https://openalex.org/W2052007961","https://openalex.org/W2097566223","https://openalex.org/W2121472132","https://openalex.org/W2278730326","https://openalex.org/W2540548506","https://openalex.org/W2592457739","https://openalex.org/W4243346823","https://openalex.org/W4245176872","https://openalex.org/W6729135031"],"related_works":["https://openalex.org/W2127888129","https://openalex.org/W2356243030","https://openalex.org/W2381855323","https://openalex.org/W106155582","https://openalex.org/W2113924398","https://openalex.org/W3138532802","https://openalex.org/W2138543354","https://openalex.org/W2024287562","https://openalex.org/W2013781131","https://openalex.org/W2885877490"],"abstract_inverted_index":{"The":[0,34,55,135],"paper":[1],"presents":[2],"a":[3,18,29],"novel":[4],"digital":[5],"circuit":[6,37,112],"that":[7],"allows":[8],"to":[9,28,51,96],"determine":[10],"the":[11,23,43,48,67,72,79,82,87,90,117,124,141],"winning":[12],"neuron":[13],"among":[14],"all":[15],"neurons":[16,70],"in":[17,71,123,140],"self-organizing":[19],"map":[20],"(SOM),":[21],"on":[22,66,78],"basis":[24],"of":[25,42,69,81,86,89,116,119],"their":[26],"distances":[27],"given":[30],"input":[31],"learning":[32],"pattern.":[33],"proposed":[35,91],"bit-wise":[36],"subsequently":[38],"compares":[39],"particular":[40],"bits":[41],"distance":[44],"signals,":[45],"starting":[46],"from":[47],"most":[49],"significant":[50,53],"least":[52],"bits.":[54],"overall":[56,136],"calculation":[57,137],"process":[58,128,138],"is":[59,75,93],"very":[60],"fast":[61],"and":[62,129],"does":[63],"not":[64],"depend":[65],"number":[68],"SOM.":[73],"It":[74],"only":[76],"dependent":[77],"resolution":[80,118],"compared":[83],"signals.":[84],"One":[85],"advantages":[88],"solution":[92],"its":[94],"ability":[95],"operate":[97],"with":[98],"signals":[99,115],"distributed":[100],"at":[101],"large":[102],"chip":[103],"area,":[104],"without":[105],"using":[106],"any":[107],"clock":[108],"generator.":[109],"A":[110],"prototype":[111],"comparing":[113],"64":[114],"6-bits":[120],"was":[121],"realized":[122],"CMOS":[125],"130":[126],"nm":[127],"verified":[130],"by":[131],"transistor":[132],"level":[133],"simulations.":[134],"takes":[139],"worst":[142],"case":[143],"5":[144],"ns.":[145]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-05-05T08:41:31.759640","created_date":"2025-10-10T00:00:00"}