{"id":"https://openalex.org/W2887488737","doi":"https://doi.org/10.23919/mixdes.2018.8436868","title":"IP Core of Coprocessor for Multiple-Precision-Arithmetic Computations","display_name":"IP Core of Coprocessor for Multiple-Precision-Arithmetic Computations","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2887488737","doi":"https://doi.org/10.23919/mixdes.2018.8436868","mag":"2887488737"},"language":"en","primary_location":{"id":"doi:10.23919/mixdes.2018.8436868","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes.2018.8436868","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015054246","display_name":"Kamil Rudnicki","orcid":"https://orcid.org/0000-0003-3319-5900"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Kamil Rudnicki","raw_affiliation_strings":["Department of Reconfigurable Systems, Brightelligence Inc., Glasgow, UK"],"affiliations":[{"raw_affiliation_string":"Department of Reconfigurable Systems, Brightelligence Inc., Glasgow, UK","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041652624","display_name":"Tomasz P. Stefa\u0144ski","orcid":"https://orcid.org/0000-0002-3952-5731"},"institutions":[{"id":"https://openalex.org/I169333911","display_name":"Gda\u0144sk University of Technology","ror":"https://ror.org/006x4sc24","country_code":"PL","type":"education","lineage":["https://openalex.org/I169333911"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Tomasz P. Stefanski","raw_affiliation_strings":["Faculty of Electronics, Gdansk University of Technology, Gdansk, Poland"],"affiliations":[{"raw_affiliation_string":"Faculty of Electronics, Gdansk University of Technology, Gdansk, Poland","institution_ids":["https://openalex.org/I169333911"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5015054246"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4039,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.63892425,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"416","last_page":"419"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.9128659963607788},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7971022129058838},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5823379755020142},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5769305229187012},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5765966773033142},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.512141227722168},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.44840410351753235},{"id":"https://openalex.org/keywords/arbitrary-precision-arithmetic","display_name":"Arbitrary-precision arithmetic","score":0.44773900508880615},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4353542923927307},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.4345702528953552},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4094594419002533},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1977001428604126},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07937067747116089}],"concepts":[{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.9128659963607788},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7971022129058838},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5823379755020142},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5769305229187012},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5765966773033142},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.512141227722168},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.44840410351753235},{"id":"https://openalex.org/C83581934","wikidata":"https://www.wikidata.org/wiki/Q527381","display_name":"Arbitrary-precision arithmetic","level":2,"score":0.44773900508880615},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4353542923927307},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4345702528953552},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4094594419002533},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1977001428604126},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07937067747116089},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/mixdes.2018.8436868","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes.2018.8436868","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320314786","display_name":"Xilinx","ror":"https://ror.org/01rb7bk56"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W205605391","https://openalex.org/W1957012439","https://openalex.org/W1983325766","https://openalex.org/W1986819906","https://openalex.org/W1997150540","https://openalex.org/W2083368929","https://openalex.org/W2106191211","https://openalex.org/W2121848241","https://openalex.org/W2154774498"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W4297665406","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W2135935689","https://openalex.org/W2164574483"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"an":[5],"IP":[6,74,212],"core":[7,75,213],"of":[8,40,60,67,132,137,152,170],"coprocessor":[9,43,62,113,134],"supporting":[10],"computations":[11,146,169],"requiring":[12],"integer":[13,65],"multiple-precision":[14],"arithmetic":[15,20],"(MPA).":[16],"Whilst":[17],"standard":[18,125],"32/64-bit":[19],"is":[21,44,76,114,201],"sufficient":[22],"to":[23,45,203,208],"solve":[24],"many":[25],"computing":[26],"problems,":[27],"there":[28],"are":[29],"still":[30],"applications":[31],"that":[32,168],"require":[33],"higher":[34],"numerical":[35],"precision.":[36],"Hence,":[37],"the":[38,41,61,79,112,133,153,171,210],"purpose":[39],"developed":[42,57,77,211],"support":[46],"and":[47,89,143,195],"offload":[48],"central":[49],"processing":[50],"unit":[51],"(CPU)":[52],"in":[53,93,123,216,221],"such":[54],"computations.":[55],"The":[56,145,199],"digital":[58],"circuit":[59,84],"works":[63],"with":[64],"numbers":[66],"precision":[68],"approaching":[69],"maximally":[70,148],"32":[71],"kbits.":[72],"Our":[73],"using":[78,101],"very":[80],"high":[81],"speed":[82],"integrated":[83],"hardware":[85],"description":[86],"language":[87],"(VHDL)":[88],"simulated":[90],"assuming":[91,159],"implementation":[92,160],"field-programmable":[94],"gate":[95],"arrays":[96],"(FPGAs).":[97],"It":[98],"exchanges":[99],"data":[100,104],"three":[102],"64-bit":[103],"buses":[105,122],"whereas":[106],"a":[107,117,180],"code":[108],"for":[109,174],"execution":[110],"on":[111,161,164,227],"fetched":[115],"from":[116],"dedicated":[118],"8-bit":[119],"bus":[120],"(all":[121],"AMBA":[124],"-":[126],"AXI":[127],"Stream).":[128],"An":[129],"instruction":[130],"set":[131],"currently":[135,182],"consists":[136],"7":[138],"instructions":[139],"including":[140],"multiplication,":[141],"addition":[142],"subtraction.":[144],"can":[147],"employ":[149],"16":[150],"registers":[151],"length":[154],"32k":[155],"bits.":[156],"Simulation":[157],"results":[158],"Zynq":[162],"system":[163],"chip":[165],"(SoC)":[166],"show":[167],"factorial":[172],"(n!)":[173],"n=1000":[175],"take":[176],"326.4":[177],"\u03bcsec.":[178],"Such":[179],"design":[181],"requires":[183],"7982":[184],"look-up":[185],"tables":[186],"(LUTs),":[187],"10400":[188],"flip-flops":[189],"(FFs),":[190],"33":[191],"block":[192],"RAMs":[193],"(BRAMs)":[194],"28":[196],"DSP":[197],"modules.":[198],"processor":[200],"aimed":[202],"provide":[204],"scalability":[205],"allowing":[206],"one":[207],"use":[209],"not":[214],"only":[215],"scientific":[217],"computing,":[218],"but":[219],"also":[220],"embedded":[222],"systems":[223],"employing":[224],"encryption":[225],"based":[226],"MPA.":[228]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}