{"id":"https://openalex.org/W2887855072","doi":"https://doi.org/10.23919/mixdes.2018.8436860","title":"Using Verilog-to-Routing Framework for Coarse-Grained Reconfigurable Architecture Routing","display_name":"Using Verilog-to-Routing Framework for Coarse-Grained Reconfigurable Architecture Routing","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2887855072","doi":"https://doi.org/10.23919/mixdes.2018.8436860","mag":"2887855072"},"language":"en","primary_location":{"id":"doi:10.23919/mixdes.2018.8436860","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes.2018.8436860","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064095658","display_name":"Zbigniew Mudza","orcid":"https://orcid.org/0000-0003-3453-4791"},"institutions":[{"id":"https://openalex.org/I188884621","display_name":"Lodz University of Technology","ror":"https://ror.org/00s8fpf52","country_code":"PL","type":"education","lineage":["https://openalex.org/I188884621"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Zbigniew Mudza","raw_affiliation_strings":["Department of Microelectronics and Computer Science, Lodz University of Technology, Lodz, Poland"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronics and Computer Science, Lodz University of Technology, Lodz, Poland","institution_ids":["https://openalex.org/I188884621"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5064095658"],"corresponding_institution_ids":["https://openalex.org/I188884621"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10290882,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"218","last_page":"222"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8718112111091614},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7976057529449463},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6946031451225281},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6915907263755798},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6750409603118896},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6567091941833496},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49520793557167053},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4461193084716797},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42510685324668884},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4178524911403656},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.38775938749313354}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8718112111091614},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7976057529449463},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6946031451225281},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6915907263755798},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6750409603118896},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6567091941833496},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49520793557167053},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4461193084716797},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42510685324668884},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4178524911403656},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.38775938749313354},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/mixdes.2018.8436860","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes.2018.8436860","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1520834388","https://openalex.org/W2005602803","https://openalex.org/W2058686619","https://openalex.org/W2101632442","https://openalex.org/W2507162195","https://openalex.org/W2574156844","https://openalex.org/W2588109077","https://openalex.org/W2744558459","https://openalex.org/W6630968520","https://openalex.org/W6733867552","https://openalex.org/W6742776584"],"related_works":["https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2340647897","https://openalex.org/W2808484818","https://openalex.org/W1574948540"],"abstract_inverted_index":{"Coarse-Grained":[0],"Reconfigurable":[1],"Architectures":[2],"gain":[3],"popularity":[4],"owing":[5],"to":[6,21,54],"their":[7],"good":[8],"energy":[9],"efficiency":[10],"and":[11,41,47,56,66],"short":[12],"reconfiguration":[13],"times,":[14],"crucial":[15],"for":[16,45,63],"dynamic":[17],"reconfiguration.":[18],"However,":[19],"due":[20],"great":[22],"diversity":[23],"of":[24,69],"architectures":[25],"various":[26],"approaches":[27],"towards":[28],"tooling":[29],"has":[30],"been":[31],"adopted.":[32],"As":[33],"a":[34,67],"result":[35],"CGRAs":[36],"lack":[37],"common":[38],"synthesis/compiling,":[39],"placement":[40],"routing":[42],"tools,":[43],"available":[44],"well-developed":[46],"standardized":[48],"FPGAs.":[49],"This":[50],"paper":[51],"presents":[52],"attempts":[53],"adapt":[55],"use":[57],"open-source":[58],"FPGA":[59],"design":[60],"framework":[61],"Verilog-to-Routing":[62],"REuP":[64],"architecture":[65],"range":[68],"similarly":[70],"constructed":[71],"CGRAs.":[72]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}