{"id":"https://openalex.org/W2886252086","doi":"https://doi.org/10.23919/mixdes.2018.8436684","title":"Encoding of Terms in LUT-based Mealy FSMs","display_name":"Encoding of Terms in LUT-based Mealy FSMs","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2886252086","doi":"https://doi.org/10.23919/mixdes.2018.8436684","mag":"2886252086"},"language":"en","primary_location":{"id":"doi:10.23919/mixdes.2018.8436684","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes.2018.8436684","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114017949","display_name":"Alexander Barkalov","orcid":null},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Alexander Barkalov","raw_affiliation_strings":["Electronics and Computer Science, University of Zielona, G\u00f3ra"],"affiliations":[{"raw_affiliation_string":"Electronics and Computer Science, University of Zielona, G\u00f3ra","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079123162","display_name":"Larysa Titarenko","orcid":"https://orcid.org/0000-0001-9558-3322"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Larysa Titarenko","raw_affiliation_strings":["Electronics and Computer Science, University of Zielona, G\u00f3ra"],"affiliations":[{"raw_affiliation_string":"Electronics and Computer Science, University of Zielona, G\u00f3ra","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009669501","display_name":"Ma\u0142gorzata Mazurkiewicz","orcid":"https://orcid.org/0000-0001-5487-5468"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Malgorzata Mazurkiewicz","raw_affiliation_strings":["Institute of Control & Computation Engineering, University of Zielona, G\u00f3ra"],"affiliations":[{"raw_affiliation_string":"Institute of Control & Computation Engineering, University of Zielona, G\u00f3ra","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043659905","display_name":"Kamil Mielcarek","orcid":"https://orcid.org/0000-0003-4027-7541"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Kamil Mielcarek","raw_affiliation_strings":["Electronics and Computer Science, University of Zielona, G\u00f3ra"],"affiliations":[{"raw_affiliation_string":"Electronics and Computer Science, University of Zielona, G\u00f3ra","institution_ids":["https://openalex.org/I46305939"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5114017949"],"corresponding_institution_ids":["https://openalex.org/I46305939"],"apc_list":null,"apc_paid":null,"fwci":0.2525,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.49804449,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"145","last_page":"148"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9775000214576721,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9753999710083008,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8267757296562195},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7529468536376953},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.7488133907318115},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.7300506830215454},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6912198066711426},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5211396217346191},{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.4809524416923523},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4650709629058838},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4371185004711151},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41859152913093567},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3757181167602539},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3430401384830475},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1695409119129181},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14370501041412354},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11877891421318054}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8267757296562195},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7529468536376953},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.7488133907318115},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.7300506830215454},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6912198066711426},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5211396217346191},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.4809524416923523},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4650709629058838},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4371185004711151},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41859152913093567},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3757181167602539},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3430401384830475},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1695409119129181},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14370501041412354},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11877891421318054},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/mixdes.2018.8436684","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes.2018.8436684","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W10709134","https://openalex.org/W588038372","https://openalex.org/W598520007","https://openalex.org/W626514594","https://openalex.org/W635383765","https://openalex.org/W1511688816","https://openalex.org/W1549161382","https://openalex.org/W1567718180","https://openalex.org/W1588280643","https://openalex.org/W2091359789","https://openalex.org/W2100404782","https://openalex.org/W2127061938","https://openalex.org/W2129183345","https://openalex.org/W2148089006","https://openalex.org/W2428599141","https://openalex.org/W2480390426","https://openalex.org/W2492896809","https://openalex.org/W2615820938","https://openalex.org/W4230904455","https://openalex.org/W4239427185","https://openalex.org/W4255001617"],"related_works":["https://openalex.org/W4281971614","https://openalex.org/W2798215405","https://openalex.org/W2990962948","https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2131696304","https://openalex.org/W2374017528","https://openalex.org/W4301373716","https://openalex.org/W4285503609","https://openalex.org/W2126248441"],"abstract_inverted_index":{"A":[0],"method":[1,12,38],"is":[2,13,32],"proposed":[3],"for":[4],"hardware":[5],"reduction":[6],"in":[7,45],"FPGA-based":[8],"Mealy":[9],"FSMs.":[10],"The":[11,28,34],"based":[14],"on":[15],"encoding":[16],"of":[17,23,30,36,43],"the":[18,41],"terms":[19],"corresponding":[20],"to":[21],"rows":[22],"FSM":[24,46],"direct":[25],"structure":[26],"table.":[27],"example":[29],"synthesis":[31],"given.":[33],"application":[35],"this":[37],"allows":[39],"reducing":[40],"numbers":[42],"LUTs":[44],"circuits.":[47]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}