{"id":"https://openalex.org/W2887540264","doi":"https://doi.org/10.23919/mixdes.2018.8436679","title":"Feasibility Studies of EEPROM Memory Implementations in VeSTIC Technology","display_name":"Feasibility Studies of EEPROM Memory Implementations in VeSTIC Technology","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2887540264","doi":"https://doi.org/10.23919/mixdes.2018.8436679","mag":"2887540264"},"language":"en","primary_location":{"id":"doi:10.23919/mixdes.2018.8436679","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes.2018.8436679","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052653425","display_name":"Bartosz Dec","orcid":null},"institutions":[{"id":"https://openalex.org/I108403487","display_name":"Warsaw University of Technology","ror":"https://ror.org/00y0xnp53","country_code":"PL","type":"education","lineage":["https://openalex.org/I108403487"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Bartosz Dec","raw_affiliation_strings":["Institute of Microelectronics and Optoelectronics, Warsaw University of Technology, Warsaw, Poland"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics and Optoelectronics, Warsaw University of Technology, Warsaw, Poland","institution_ids":["https://openalex.org/I108403487"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109012607","display_name":"Andrzej Pfitzner","orcid":null},"institutions":[{"id":"https://openalex.org/I108403487","display_name":"Warsaw University of Technology","ror":"https://ror.org/00y0xnp53","country_code":"PL","type":"education","lineage":["https://openalex.org/I108403487"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Andrzej Pfitzner","raw_affiliation_strings":["Institute of Microelectronics and Optoelectronics, Warsaw University of Technology, Warsaw, Poland"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics and Optoelectronics, Warsaw University of Technology, Warsaw, Poland","institution_ids":["https://openalex.org/I108403487"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5052653425"],"corresponding_institution_ids":["https://openalex.org/I108403487"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.07760045,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"275","last_page":"279"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/eeprom","display_name":"EEPROM","score":0.9647184610366821},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.7033565044403076},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6282176375389099},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6271146535873413},{"id":"https://openalex.org/keywords/eprom","display_name":"EPROM","score":0.5783816576004028},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5590100288391113},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5203508734703064},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4709426164627075},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4507260322570801},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4261644184589386},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4142591059207916},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40614116191864014},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39921635389328003},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36767375469207764},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25541675090789795},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20844632387161255}],"concepts":[{"id":"https://openalex.org/C27699510","wikidata":"https://www.wikidata.org/wiki/Q205908","display_name":"EEPROM","level":2,"score":0.9647184610366821},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.7033565044403076},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6282176375389099},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6271146535873413},{"id":"https://openalex.org/C163980746","wikidata":"https://www.wikidata.org/wiki/Q378210","display_name":"EPROM","level":2,"score":0.5783816576004028},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5590100288391113},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5203508734703064},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4709426164627075},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4507260322570801},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4261644184589386},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4142591059207916},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40614116191864014},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39921635389328003},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36767375469207764},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25541675090789795},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20844632387161255},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/mixdes.2018.8436679","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes.2018.8436679","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1616249851","https://openalex.org/W1722816743","https://openalex.org/W1973022861","https://openalex.org/W1999774531","https://openalex.org/W2000428121","https://openalex.org/W2013303465","https://openalex.org/W2026543046","https://openalex.org/W2026845859","https://openalex.org/W2070771184","https://openalex.org/W2085865037","https://openalex.org/W2112813001","https://openalex.org/W2137530941","https://openalex.org/W2137978785","https://openalex.org/W2161903232","https://openalex.org/W2168635756","https://openalex.org/W2290590898","https://openalex.org/W2470243148","https://openalex.org/W2477438562","https://openalex.org/W2551283660","https://openalex.org/W2561982026","https://openalex.org/W2565790730","https://openalex.org/W2735678755","https://openalex.org/W2744378522","https://openalex.org/W6637765068","https://openalex.org/W6672422251","https://openalex.org/W6676777394","https://openalex.org/W6680745868","https://openalex.org/W6683820115","https://openalex.org/W6696841707","https://openalex.org/W6731534717"],"related_works":["https://openalex.org/W2083975737","https://openalex.org/W2053931924","https://openalex.org/W1853632475","https://openalex.org/W2142133575","https://openalex.org/W2028906339","https://openalex.org/W1870416553","https://openalex.org/W2134529477","https://openalex.org/W2510382096","https://openalex.org/W2032705268","https://openalex.org/W2036350002"],"abstract_inverted_index":{"This":[0],"paper":[1],"reports":[2],"a":[3,27,31],"preliminary":[4],"feasibility":[5,91],"study":[6],"of":[7,22,39,66,73,78,92],"non-volatile":[8],"semiconductor":[9],"memories":[10,82],"in":[11,76,96],"VeSTIC":[12],"technology":[13],"(Vertical":[14],"Slit":[15],"Transistor-based":[16],"Integrated":[17],"Circuits).":[18],"The":[19],"basic":[20],"concept":[21],"this":[23],"technology,":[24],"invented":[25],"over":[26],"decade":[28],"ago,":[29],"is":[30,44,83],"novel":[32],"3D":[33,45],"architecture,":[34],"which":[35],"enables":[36],"high":[37],"regularity":[38],"the":[40,58,61],"circuit":[41],"layout":[42],"and":[43,71],"integration":[46,72],"ready.":[47],"Between":[48],"evenly":[49],"distributed":[50],"vertical":[51],"pillars,":[52],"being":[53],"electrical":[54],"contacts":[55],"going":[56],"all":[57,64],"way":[59],"through":[60],"device":[62],"layer,":[63],"kinds":[65],"transistors":[67],"can":[68],"be":[69],"fabricated,":[70],"logic":[74],"components":[75],"canvas":[77],"density":[79],"characteristic":[80],"for":[81],"accessible.":[84],"Based":[85],"on":[86],"numerical":[87],"simulations":[88],"we":[89],"indicated":[90],"certain":[93],"EEPROM":[94],"implementations":[95],"VESTICs.":[97]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}