{"id":"https://openalex.org/W2744558459","doi":"https://doi.org/10.23919/mixdes.2017.8005276","title":"Instructionless general purpose coarse-grained reconfigurable processor performance in encryption","display_name":"Instructionless general purpose coarse-grained reconfigurable processor performance in encryption","publication_year":2017,"publication_date":"2017-06-01","ids":{"openalex":"https://openalex.org/W2744558459","doi":"https://doi.org/10.23919/mixdes.2017.8005276","mag":"2744558459"},"language":"en","primary_location":{"id":"doi:10.23919/mixdes.2017.8005276","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes.2017.8005276","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 MIXDES - 24th International Conference \"Mixed Design of Integrated Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064095658","display_name":"Zbigniew Mudza","orcid":"https://orcid.org/0000-0003-3453-4791"},"institutions":[{"id":"https://openalex.org/I188884621","display_name":"Lodz University of Technology","ror":"https://ror.org/00s8fpf52","country_code":"PL","type":"education","lineage":["https://openalex.org/I188884621"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Zbigniew Mudza","raw_affiliation_strings":["Department of Microelectronics and Computer Science, Lodz University of Technology, Lodz, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Microelectronics and Computer Science, Lodz University of Technology, Lodz, Poland","institution_ids":["https://openalex.org/I188884621"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032429005","display_name":"Rafa\u0142 Kie\u0142bik","orcid":"https://orcid.org/0000-0002-9695-1729"},"institutions":[{"id":"https://openalex.org/I188884621","display_name":"Lodz University of Technology","ror":"https://ror.org/00s8fpf52","country_code":"PL","type":"education","lineage":["https://openalex.org/I188884621"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Rafal Kielbik","raw_affiliation_strings":["Department of Microelectronics and Computer Science, Lodz University of Technology, Lodz, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Microelectronics and Computer Science, Lodz University of Technology, Lodz, Poland","institution_ids":["https://openalex.org/I188884621"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I188884621"],"apc_list":null,"apc_paid":null,"fwci":0.1902,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.36304881,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"564","last_page":"568"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8238738775253296},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.6900887489318848},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5954355597496033},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5883593559265137},{"id":"https://openalex.org/keywords/advanced-encryption-standard","display_name":"Advanced Encryption Standard","score":0.536907434463501},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5097029209136963},{"id":"https://openalex.org/keywords/variety","display_name":"Variety (cybernetics)","score":0.5059940218925476},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4982726573944092},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46747729182243347},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.46490228176116943},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.4403698444366455},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.42687517404556274},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1872493028640747},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1009475588798523}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8238738775253296},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.6900887489318848},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5954355597496033},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5883593559265137},{"id":"https://openalex.org/C94520183","wikidata":"https://www.wikidata.org/wiki/Q190746","display_name":"Advanced Encryption Standard","level":3,"score":0.536907434463501},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5097029209136963},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.5059940218925476},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4982726573944092},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46747729182243347},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.46490228176116943},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.4403698444366455},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.42687517404556274},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1872493028640747},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1009475588798523},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/mixdes.2017.8005276","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes.2017.8005276","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 MIXDES - 24th International Conference \"Mixed Design of Integrated Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1520834388","https://openalex.org/W2133027790","https://openalex.org/W2201313464","https://openalex.org/W2286932848","https://openalex.org/W2521356618","https://openalex.org/W2725380599","https://openalex.org/W4232751114"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2139962137","https://openalex.org/W2113308450","https://openalex.org/W2340647897","https://openalex.org/W3139915793"],"abstract_inverted_index":{"REuP":[0,54,71],"(REconfigurable":[1],"microprocessor)":[2],"is":[3,59],"a":[4,22],"concept":[5],"of":[6,24,49,66],"instructionless":[7],"general":[8],"purpose":[9],"reconfigurable":[10,55],"processor.":[11,56],"Such":[12],"architecture":[13],"implies":[14],"that":[15],"any":[16],"functionality":[17],"can":[18],"be":[19],"achieved":[20],"through":[21],"variety":[23],"solutions":[25],"not":[26],"necessarily":[27],"equivalent":[28],"to":[29,39,82],"typical":[30,86],"CPU":[31],"implementation,":[32],"thus":[33],"application":[34],"based":[35],"tests":[36],"are":[37,78],"required":[38],"provide":[40],"its":[41],"overall":[42],"performance.":[43],"The":[44,57],"paper":[45],"presents":[46],"optimized":[47],"implementation":[48],"TwoFish":[50],"encryption":[51],"algorithm":[52,58],"in":[53,70],"analysed":[60],"step":[61,63],"by":[62],"explaining":[64],"methods":[65],"performing":[67],"individual":[68],"operations":[69],"architecture.":[72],"Resource":[73],"utilization":[74],"and":[75,80],"performance":[76],"estimations":[77],"provided":[79],"compared":[81],"results":[83],"obtained":[84],"on":[85],"CPU.":[87]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}