{"id":"https://openalex.org/W3205216131","doi":"https://doi.org/10.23919/mipro52101.2021.9597036","title":"Simulation Analysis of XOR Gates Implemented with a Memristor-Based Neural Network","display_name":"Simulation Analysis of XOR Gates Implemented with a Memristor-Based Neural Network","publication_year":2021,"publication_date":"2021-09-27","ids":{"openalex":"https://openalex.org/W3205216131","doi":"https://doi.org/10.23919/mipro52101.2021.9597036","mag":"3205216131"},"language":"en","primary_location":{"id":"doi:10.23919/mipro52101.2021.9597036","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mipro52101.2021.9597036","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 44th International Convention on Information, Communication and Electronic Technology (MIPRO)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062707107","display_name":"Ante Zeljko","orcid":null},"institutions":[{"id":"https://openalex.org/I181343428","display_name":"University of Zagreb","ror":"https://ror.org/00mv6sv71","country_code":"HR","type":"education","lineage":["https://openalex.org/I181343428"]}],"countries":["HR"],"is_corresponding":false,"raw_author_name":"A. Zeljko","raw_affiliation_strings":["Computational Nanoelectronics Group Micro and Nano Electronics Laboratory, University of Zagreb,Faculty of Electrical Engineering and Computing,Zagreb,HR,Croatia,10000"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computational Nanoelectronics Group Micro and Nano Electronics Laboratory, University of Zagreb,Faculty of Electrical Engineering and Computing,Zagreb,HR,Croatia,10000","institution_ids":["https://openalex.org/I181343428"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068083548","display_name":"I. Prevari\u0107","orcid":null},"institutions":[{"id":"https://openalex.org/I181343428","display_name":"University of Zagreb","ror":"https://ror.org/00mv6sv71","country_code":"HR","type":"education","lineage":["https://openalex.org/I181343428"]}],"countries":["HR"],"is_corresponding":false,"raw_author_name":"I. Prevaric","raw_affiliation_strings":["Computational Nanoelectronics Group Micro and Nano Electronics Laboratory, University of Zagreb,Faculty of Electrical Engineering and Computing,Zagreb,HR,Croatia,10000"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computational Nanoelectronics Group Micro and Nano Electronics Laboratory, University of Zagreb,Faculty of Electrical Engineering and Computing,Zagreb,HR,Croatia,10000","institution_ids":["https://openalex.org/I181343428"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003032308","display_name":"Mirko Poljak","orcid":"https://orcid.org/0000-0001-7075-6688"},"institutions":[{"id":"https://openalex.org/I181343428","display_name":"University of Zagreb","ror":"https://ror.org/00mv6sv71","country_code":"HR","type":"education","lineage":["https://openalex.org/I181343428"]}],"countries":["HR"],"is_corresponding":false,"raw_author_name":"M. Poljak","raw_affiliation_strings":["Computational Nanoelectronics Group Micro and Nano Electronics Laboratory, University of Zagreb,Faculty of Electrical Engineering and Computing,Zagreb,HR,Croatia,10000"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computational Nanoelectronics Group Micro and Nano Electronics Laboratory, University of Zagreb,Faculty of Electrical Engineering and Computing,Zagreb,HR,Croatia,10000","institution_ids":["https://openalex.org/I181343428"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I181343428"],"apc_list":null,"apc_paid":null,"fwci":0.407,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.5023607,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"125","last_page":"130"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8620105981826782},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.7156540155410767},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6701511740684509},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6582351326942444},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.6492713689804077},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.6272256970405579},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5739046335220337},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5482174158096313},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.43987634778022766},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.43013426661491394},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.41035333275794983},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.29336869716644287},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2505342364311218},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22431638836860657},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19645363092422485},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08847957849502563}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8620105981826782},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.7156540155410767},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6701511740684509},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6582351326942444},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.6492713689804077},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6272256970405579},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5739046335220337},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5482174158096313},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.43987634778022766},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.43013426661491394},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.41035333275794983},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29336869716644287},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2505342364311218},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22431638836860657},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19645363092422485},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08847957849502563},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/mipro52101.2021.9597036","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mipro52101.2021.9597036","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 44th International Convention on Information, Communication and Electronic Technology (MIPRO)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W101771737","https://openalex.org/W1582364480","https://openalex.org/W1665214252","https://openalex.org/W1990404128","https://openalex.org/W2006370340","https://openalex.org/W2039161462","https://openalex.org/W2044718031","https://openalex.org/W2091364965","https://openalex.org/W2112181056","https://openalex.org/W2129936377","https://openalex.org/W2145942961","https://openalex.org/W2154478031","https://openalex.org/W2162651880","https://openalex.org/W2163031927","https://openalex.org/W2164653071","https://openalex.org/W2521159225","https://openalex.org/W2594881202","https://openalex.org/W2743001015","https://openalex.org/W2785141883","https://openalex.org/W2990793844","https://openalex.org/W3028754834"],"related_works":["https://openalex.org/W1872623660","https://openalex.org/W3207218810","https://openalex.org/W4292697011","https://openalex.org/W3212508523","https://openalex.org/W1995352804","https://openalex.org/W2909534142","https://openalex.org/W2086672837","https://openalex.org/W4367187682","https://openalex.org/W1940420793","https://openalex.org/W3215957123"],"abstract_inverted_index":{"We":[0,48],"design":[1],"and":[2,13,56,61,67,78],"analyze":[3,57],"a":[4,10],"neuromorphic":[5],"circuit":[6,40,76],"that":[7],"operates":[8],"as":[9,15],"neural":[11],"network":[12],"behaves":[14],"XOR":[16,75],"logic":[17],"gates.":[18],"Artificial":[19],"neurons":[20],"are":[21,29,71],"represented":[22],"with":[23,31],"operation":[24],"amplifiers":[25],"while":[26],"weighted":[27],"connections":[28],"realized":[30],"memristors.":[32],"Generalized":[33],"Verilog-A":[34],"model":[35],"is":[36,43],"employed":[37],"for":[38],"memristor":[39],"simulations,":[41],"which":[42],"calibrated":[44],"on":[45],"experimental":[46],"data.":[47],"demonstrate":[49],"control":[50],"voltages":[51],"used":[52],"to":[53,73,80],"read/write":[54],"memristors":[55],"its":[58],"resistance":[59],"levels":[60],"range.":[62],"Additionally,":[63],"power":[64],"consumption":[65],"simulation":[66],"Monte":[68],"Carlo":[69],"analysis":[70],"made":[72],"characterize":[74],"dissipation":[77],"robustness":[79],"device-to-device":[81],"variability,":[82],"respectively.":[83]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}