{"id":"https://openalex.org/W3096734776","doi":"https://doi.org/10.23919/mipro48935.2020.9245448","title":"FPGA Design of Boolean Functions Using a Cascade of Decoders and Logic Gates","display_name":"FPGA Design of Boolean Functions Using a Cascade of Decoders and Logic Gates","publication_year":2020,"publication_date":"2020-09-28","ids":{"openalex":"https://openalex.org/W3096734776","doi":"https://doi.org/10.23919/mipro48935.2020.9245448","mag":"3096734776"},"language":"en","primary_location":{"id":"doi:10.23919/mipro48935.2020.9245448","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mipro48935.2020.9245448","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 43rd International Convention on Information, Communication and Electronic Technology (MIPRO)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081801079","display_name":"\u0410\u0434\u0440\u0438\u0430\u043d\u0430 \u0411\u043e\u0440\u043e\u0434\u0436\u0438\u0435\u0432\u0430","orcid":"https://orcid.org/0000-0001-5330-4153"},"institutions":[{"id":"https://openalex.org/I43986944","display_name":"Angel Kanchev University of Ruse","ror":"https://ror.org/01g09ef73","country_code":"BG","type":"education","lineage":["https://openalex.org/I43986944"]}],"countries":["BG"],"is_corresponding":true,"raw_author_name":"A. N. Borodzhieva","raw_affiliation_strings":["University of Ruse \u201cAngel Kanchev\u201d, Ruse, Bulgaria","University of Ruse \"Angel Kanchev\", Ruse, Bulgaria"],"affiliations":[{"raw_affiliation_string":"University of Ruse \u201cAngel Kanchev\u201d, Ruse, Bulgaria","institution_ids":["https://openalex.org/I43986944"]},{"raw_affiliation_string":"University of Ruse \"Angel Kanchev\", Ruse, Bulgaria","institution_ids":["https://openalex.org/I43986944"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088631451","display_name":"Iordan Stoev","orcid":"https://orcid.org/0000-0001-9981-1361"},"institutions":[{"id":"https://openalex.org/I43986944","display_name":"Angel Kanchev University of Ruse","ror":"https://ror.org/01g09ef73","country_code":"BG","type":"education","lineage":["https://openalex.org/I43986944"]}],"countries":["BG"],"is_corresponding":false,"raw_author_name":"I.I. Stoev","raw_affiliation_strings":["University of Ruse \u201cAngel Kanchev\u201d, Ruse, Bulgaria","University of Ruse \"Angel Kanchev\", Ruse, Bulgaria"],"affiliations":[{"raw_affiliation_string":"University of Ruse \u201cAngel Kanchev\u201d, Ruse, Bulgaria","institution_ids":["https://openalex.org/I43986944"]},{"raw_affiliation_string":"University of Ruse \"Angel Kanchev\", Ruse, Bulgaria","institution_ids":["https://openalex.org/I43986944"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046330994","display_name":"Ivanka Tsvetkova","orcid":null},"institutions":[{"id":"https://openalex.org/I43986944","display_name":"Angel Kanchev University of Ruse","ror":"https://ror.org/01g09ef73","country_code":"BG","type":"education","lineage":["https://openalex.org/I43986944"]}],"countries":["BG"],"is_corresponding":false,"raw_author_name":"I.D. Tsvetkova","raw_affiliation_strings":["University of Ruse \u201cAngel Kanchev\u201d, Ruse, Bulgaria","University of Ruse \"Angel Kanchev\", Ruse, Bulgaria"],"affiliations":[{"raw_affiliation_string":"University of Ruse \u201cAngel Kanchev\u201d, Ruse, Bulgaria","institution_ids":["https://openalex.org/I43986944"]},{"raw_affiliation_string":"University of Ruse \"Angel Kanchev\", Ruse, Bulgaria","institution_ids":["https://openalex.org/I43986944"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002113241","display_name":"Snezhinka Zaharieva","orcid":"https://orcid.org/0000-0002-1420-9871"},"institutions":[{"id":"https://openalex.org/I43986944","display_name":"Angel Kanchev University of Ruse","ror":"https://ror.org/01g09ef73","country_code":"BG","type":"education","lineage":["https://openalex.org/I43986944"]}],"countries":["BG"],"is_corresponding":false,"raw_author_name":"S.L. Zaharieva","raw_affiliation_strings":["University of Ruse \u201cAngel Kanchev\u201d, Ruse, Bulgaria","University of Ruse \"Angel Kanchev\", Ruse, Bulgaria"],"affiliations":[{"raw_affiliation_string":"University of Ruse \u201cAngel Kanchev\u201d, Ruse, Bulgaria","institution_ids":["https://openalex.org/I43986944"]},{"raw_affiliation_string":"University of Ruse \"Angel Kanchev\", Ruse, Bulgaria","institution_ids":["https://openalex.org/I43986944"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067736045","display_name":"Valentin Mutkov","orcid":null},"institutions":[{"id":"https://openalex.org/I43986944","display_name":"Angel Kanchev University of Ruse","ror":"https://ror.org/01g09ef73","country_code":"BG","type":"education","lineage":["https://openalex.org/I43986944"]}],"countries":["BG"],"is_corresponding":false,"raw_author_name":"V.A. Mutkov","raw_affiliation_strings":["University of Ruse \u201cAngel Kanchev\u201d, Ruse, Bulgaria","University of Ruse \"Angel Kanchev\", Ruse, Bulgaria"],"affiliations":[{"raw_affiliation_string":"University of Ruse \u201cAngel Kanchev\u201d, Ruse, Bulgaria","institution_ids":["https://openalex.org/I43986944"]},{"raw_affiliation_string":"University of Ruse \"Angel Kanchev\", Ruse, Bulgaria","institution_ids":["https://openalex.org/I43986944"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5081801079"],"corresponding_institution_ids":["https://openalex.org/I43986944"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.27048099,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1596","last_page":"1600"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9914000034332275,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7755234241485596},{"id":"https://openalex.org/keywords/cascade","display_name":"Cascade","score":0.7646845579147339},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.678679347038269},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6685994863510132},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.6288698315620422},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.5356872081756592},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5270481705665588},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.4312337636947632},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.42019549012184143},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4190753102302551},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3979363739490509},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3932937681674957},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33424556255340576},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2298738956451416},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13261127471923828}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7755234241485596},{"id":"https://openalex.org/C34146451","wikidata":"https://www.wikidata.org/wiki/Q5048094","display_name":"Cascade","level":2,"score":0.7646845579147339},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.678679347038269},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6685994863510132},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.6288698315620422},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.5356872081756592},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5270481705665588},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.4312337636947632},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.42019549012184143},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4190753102302551},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3979363739490509},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3932937681674957},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33424556255340576},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2298738956451416},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13261127471923828},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/mipro48935.2020.9245448","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mipro48935.2020.9245448","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 43rd International Convention on Information, Communication and Electronic Technology (MIPRO)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/4","display_name":"Quality Education","score":0.4000000059604645}],"awards":[],"funders":[{"id":"https://openalex.org/F4320311687","display_name":"Ministry of Education","ror":"https://ror.org/03m01yf64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1996973013","https://openalex.org/W2073503708","https://openalex.org/W2461233813","https://openalex.org/W2484840354","https://openalex.org/W2802142169","https://openalex.org/W2885805203","https://openalex.org/W4255535868","https://openalex.org/W6879765256"],"related_works":["https://openalex.org/W2611822924","https://openalex.org/W2486254595","https://openalex.org/W2728195892","https://openalex.org/W2018822765","https://openalex.org/W2150974517","https://openalex.org/W1936629927","https://openalex.org/W2744202010","https://openalex.org/W2125277664","https://openalex.org/W4240821575","https://openalex.org/W2146663621"],"abstract_inverted_index":{"The":[0,49],"paper":[1],"presents":[2],"active":[3],"and":[4,26,35,53,55],"interactive":[5],"methods":[6],"used":[7],"for":[8],"improving":[9],"knowledge":[10],"that":[11],"students":[12],"will":[13],"get":[14],"while":[15],"implementing":[16],"different":[17],"Boolean":[18],"functions":[19],"with":[20,43],"a":[21],"cascade":[22],"of":[23,45,61,72],"full":[24],"decoders":[25],"OR":[27],"logic":[28],"gates":[29],"based":[30],"on":[31,38],"their":[32,36],"schematic":[33],"view":[34],"testing":[37],"the":[39,59,62,69],"laboratory":[40],"board":[41],"built":[42],"devices":[44],"Spartan-6":[46],"FPGA":[47],"Family.":[48],"courses":[50],"\u201cDigital":[51],"Electronics\u201d":[52],"\u201cPulse":[54],"Digital":[56],"Devices\u201d":[57],"introduce":[58],"students-bachelors":[60],"electrical":[63],"specialties":[64],"in":[65],"our":[66],"University":[67],"to":[68],"main":[70],"problems":[71],"digital":[73],"electronics.":[74]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}