{"id":"https://openalex.org/W2957576328","doi":"https://doi.org/10.23919/mipro.2019.8756752","title":"A simple and fast tool for the modelling of inter-symbol interference and equalization in high-speed chip-to-chip interfaces","display_name":"A simple and fast tool for the modelling of inter-symbol interference and equalization in high-speed chip-to-chip interfaces","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2957576328","doi":"https://doi.org/10.23919/mipro.2019.8756752","mag":"2957576328"},"language":"en","primary_location":{"id":"doi:10.23919/mipro.2019.8756752","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mipro.2019.8756752","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 42nd International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hdl.handle.net/11380/1328031","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028793157","display_name":"Alessio Cortiula","orcid":"https://orcid.org/0000-0002-5793-2779"},"institutions":[{"id":"https://openalex.org/I129043915","display_name":"University of Udine","ror":"https://ror.org/05ht0mh31","country_code":"IT","type":"education","lineage":["https://openalex.org/I129043915"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Cortiula","raw_affiliation_strings":["DPIA, University of Udine, Udine, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DPIA, University of Udine, Udine, Italy","institution_ids":["https://openalex.org/I129043915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051779027","display_name":"Martino Dazzi","orcid":"https://orcid.org/0000-0002-4184-2170"},"institutions":[{"id":"https://openalex.org/I129043915","display_name":"University of Udine","ror":"https://ror.org/05ht0mh31","country_code":"IT","type":"education","lineage":["https://openalex.org/I129043915"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Dazzi","raw_affiliation_strings":["DPIA, University of Udine, Udine, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DPIA, University of Udine, Udine, Italy","institution_ids":["https://openalex.org/I129043915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029729557","display_name":"Mattia Marcon","orcid":null},"institutions":[{"id":"https://openalex.org/I129043915","display_name":"University of Udine","ror":"https://ror.org/05ht0mh31","country_code":"IT","type":"education","lineage":["https://openalex.org/I129043915"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Marcon","raw_affiliation_strings":["DPIA, University of Udine, Udine, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DPIA, University of Udine, Udine, Italy","institution_ids":["https://openalex.org/I129043915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091717988","display_name":"Davide Menin","orcid":"https://orcid.org/0000-0002-8859-1073"},"institutions":[{"id":"https://openalex.org/I129043915","display_name":"University of Udine","ror":"https://ror.org/05ht0mh31","country_code":"IT","type":"education","lineage":["https://openalex.org/I129043915"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Menin","raw_affiliation_strings":["DPIA, University of Udine, Udine, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DPIA, University of Udine, Udine, Italy","institution_ids":["https://openalex.org/I129043915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043886530","display_name":"Marco Scapol","orcid":null},"institutions":[{"id":"https://openalex.org/I129043915","display_name":"University of Udine","ror":"https://ror.org/05ht0mh31","country_code":"IT","type":"education","lineage":["https://openalex.org/I129043915"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Scapol","raw_affiliation_strings":["DPIA, University of Udine, Udine, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DPIA, University of Udine, Udine, Italy","institution_ids":["https://openalex.org/I129043915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060798247","display_name":"Andrea Bandiziol","orcid":"https://orcid.org/0000-0002-7950-0416"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"A. Bandiziol","raw_affiliation_strings":["Infineon Technologies Austria, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies Austria, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075274063","display_name":"Andrea Cristofoli","orcid":"https://orcid.org/0000-0001-5874-3788"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"A. Cristofoli","raw_affiliation_strings":["Infineon Technologies Austria, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies Austria, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061164775","display_name":"Werner Grollitsch","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"W. Grollitsch","raw_affiliation_strings":["Infineon Technologies Austria, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies Austria, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011833987","display_name":"Roberto Nonis","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"R. Nonis","raw_affiliation_strings":["Infineon Technologies Austria, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies Austria, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033037232","display_name":"Pierpaolo Palestri","orcid":"https://orcid.org/0000-0002-1672-1166"},"institutions":[{"id":"https://openalex.org/I129043915","display_name":"University of Udine","ror":"https://ror.org/05ht0mh31","country_code":"IT","type":"education","lineage":["https://openalex.org/I129043915"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Palestri","raw_affiliation_strings":["DPIA, University of Udine, Udine, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DPIA, University of Udine, Udine, Italy","institution_ids":["https://openalex.org/I129043915"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7965,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.63213256,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"112","last_page":"116"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/equalization","display_name":"Equalization (audio)","score":0.7361212968826294},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7214533090591431},{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.6494971513748169},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.6214832663536072},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5768133997917175},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5463200211524963},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.5211503505706787},{"id":"https://openalex.org/keywords/interference","display_name":"Interference (communication)","score":0.4889904260635376},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4853905439376831},{"id":"https://openalex.org/keywords/intersymbol-interference","display_name":"Intersymbol interference","score":0.48009493947029114},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.44581013917922974},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3998318016529083},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17011812329292297},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.152220219373703},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.08778125047683716}],"concepts":[{"id":"https://openalex.org/C75755367","wikidata":"https://www.wikidata.org/wiki/Q104531076","display_name":"Equalization (audio)","level":3,"score":0.7361212968826294},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7214533090591431},{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.6494971513748169},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.6214832663536072},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5768133997917175},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5463200211524963},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.5211503505706787},{"id":"https://openalex.org/C32022120","wikidata":"https://www.wikidata.org/wiki/Q797225","display_name":"Interference (communication)","level":3,"score":0.4889904260635376},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4853905439376831},{"id":"https://openalex.org/C97812054","wikidata":"https://www.wikidata.org/wiki/Q2166055","display_name":"Intersymbol interference","level":3,"score":0.48009493947029114},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.44581013917922974},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3998318016529083},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17011812329292297},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.152220219373703},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.08778125047683716},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.23919/mipro.2019.8756752","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mipro.2019.8756752","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 42nd International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)","raw_type":"proceedings-article"},{"id":"pmh:oai:air.uniud.it:11390/1153031","is_oa":false,"landing_page_url":"http://hdl.handle.net/11390/1153031","pdf_url":null,"source":{"id":"https://openalex.org/S4306401163","display_name":"Institutional Research Information System (University of Udine)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I129043915","host_organization_name":"University of Udine","host_organization_lineage":["https://openalex.org/I129043915"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.unimore.it:11380/1328031","is_oa":true,"landing_page_url":"https://hdl.handle.net/11380/1328031","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:iris.unimore.it:11380/1328031","is_oa":true,"landing_page_url":"https://hdl.handle.net/11380/1328031","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.7200000286102295,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1850497187","https://openalex.org/W1968541012","https://openalex.org/W2075259600","https://openalex.org/W2115198382","https://openalex.org/W2132667359","https://openalex.org/W2140916121","https://openalex.org/W2150359820","https://openalex.org/W2159160377","https://openalex.org/W2172040238","https://openalex.org/W2173450406","https://openalex.org/W2177443808","https://openalex.org/W2576082940","https://openalex.org/W2941076892"],"related_works":["https://openalex.org/W2080607100","https://openalex.org/W2013074940","https://openalex.org/W2047207224","https://openalex.org/W1542002492","https://openalex.org/W1990532762","https://openalex.org/W2109149355","https://openalex.org/W2047392647","https://openalex.org/W2142760644","https://openalex.org/W2349154090","https://openalex.org/W1967031011"],"abstract_inverted_index":{"We":[0],"describe":[1],"a":[2,10],"simulator":[3],"that":[4],"based":[5],"on":[6],"the":[7,18,30,34,47,54,63,74,77,80,83],"architecture":[8],"of":[9,21,37,76,85],"specified":[11],"transmission":[12],"channel":[13],"(microstrip":[14],"plus":[15],"cables)":[16],"and":[17,23,33,59],"main":[19],"features":[20],"transmitter":[22],"receiver":[24],"(impedance,":[25],"voltage":[26],"swing,":[27],"etc.)":[28],"computes":[29],"eye":[31],"diagram":[32],"bit-error":[35],"rate":[36],"high-speed":[38],"serial":[39],"interfaces.":[40],"Different":[41],"equalization":[42,52,58,61],"strategies":[43],"are":[44],"included":[45],"in":[46,79],"model":[48],"such":[49],"as":[50],"feed-forward":[51],"at":[53,62],"transmitter,":[55],"continuous-time":[56],"linear":[57],"decision-feedback":[60],"receiver.":[64],"A":[65],"user-friendly":[66],"graphical":[67],"interface":[68],"has":[69],"been":[70],"implemented":[71],"to":[72],"facilitate":[73],"use":[75],"program":[78],"lab":[81],"for":[82],"courses":[84],"electronics.":[86]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}