{"id":"https://openalex.org/W2811099437","doi":"https://doi.org/10.23919/mipro.2018.8400288","title":"Modeling parallel processing of databases on the central processor Intel Xeon Phi KNL","display_name":"Modeling parallel processing of databases on the central processor Intel Xeon Phi KNL","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2811099437","doi":"https://doi.org/10.23919/mipro.2018.8400288","mag":"2811099437"},"language":"en","primary_location":{"id":"doi:10.23919/mipro.2018.8400288","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mipro.2018.8400288","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 41st International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079505553","display_name":"Alexander Rekachinsky","orcid":null},"institutions":[{"id":"https://openalex.org/I107640659","display_name":"South Ural State University","ror":"https://ror.org/03sfk2504","country_code":"RU","type":"education","lineage":["https://openalex.org/I107640659"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"A.I. Rekachinsky","raw_affiliation_strings":["South-Ural State University, Chelyabinsk, Russia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"South-Ural State University, Chelyabinsk, Russia","institution_ids":["https://openalex.org/I107640659"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071956266","display_name":"Roman Chulkevich","orcid":"https://orcid.org/0000-0002-8555-9270"},"institutions":[{"id":"https://openalex.org/I107640659","display_name":"South Ural State University","ror":"https://ror.org/03sfk2504","country_code":"RU","type":"education","lineage":["https://openalex.org/I107640659"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"R.A. Chulkevich","raw_affiliation_strings":["South-Ural State University, Chelyabinsk, Russia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"South-Ural State University, Chelyabinsk, Russia","institution_ids":["https://openalex.org/I107640659"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035616478","display_name":"Pavel S. Kostenetskiy","orcid":"https://orcid.org/0000-0002-9365-0525"},"institutions":[{"id":"https://openalex.org/I107640659","display_name":"South Ural State University","ror":"https://ror.org/03sfk2504","country_code":"RU","type":"education","lineage":["https://openalex.org/I107640659"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"P.S. Kostenetskiy","raw_affiliation_strings":["South-Ural State University, Chelyabinsk, Russia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"South-Ural State University, Chelyabinsk, Russia","institution_ids":["https://openalex.org/I107640659"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I107640659"],"apc_list":null,"apc_paid":null,"fwci":0.5929,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.71406999,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1605","last_page":"1610"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/xeon-phi","display_name":"Xeon Phi","score":0.9463339447975159},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8600907325744629},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.7061536312103271},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.6239597201347351},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5700454711914062},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5386313199996948},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.45959222316741943},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.44679075479507446},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.44221726059913635},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4208882749080658},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37047046422958374},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3657546639442444},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.27167004346847534}],"concepts":[{"id":"https://openalex.org/C96972482","wikidata":"https://www.wikidata.org/wiki/Q1049168","display_name":"Xeon Phi","level":2,"score":0.9463339447975159},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8600907325744629},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.7061536312103271},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.6239597201347351},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5700454711914062},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5386313199996948},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.45959222316741943},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.44679075479507446},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.44221726059913635},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4208882749080658},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37047046422958374},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3657546639442444},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.27167004346847534}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/mipro.2018.8400288","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mipro.2018.8400288","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 41st International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321912","display_name":"Ministry of Education and Science of the Russian Federation","ror":"https://ror.org/00ghqgy32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W70206713","https://openalex.org/W1985393821","https://openalex.org/W1997168731","https://openalex.org/W2036958687","https://openalex.org/W2182656138","https://openalex.org/W2214373473","https://openalex.org/W2261905561","https://openalex.org/W2294209438","https://openalex.org/W2412841123","https://openalex.org/W2529487057","https://openalex.org/W2533137494","https://openalex.org/W2619513240","https://openalex.org/W2734890137","https://openalex.org/W2735606217","https://openalex.org/W2992252352","https://openalex.org/W6602851339","https://openalex.org/W6685991638","https://openalex.org/W6688305826","https://openalex.org/W6693237706"],"related_works":["https://openalex.org/W2213533160","https://openalex.org/W4252450863","https://openalex.org/W2467043670","https://openalex.org/W1974923383","https://openalex.org/W2022867993","https://openalex.org/W2085105049","https://openalex.org/W3203561460","https://openalex.org/W3009624197","https://openalex.org/W4251138667","https://openalex.org/W2682544458"],"abstract_inverted_index":{"The":[0,53],"development":[1,71,107],"of":[2,22,29,55,64,72,108,116,131],"parallel":[3,132],"database":[4,82,133],"management":[5],"systems":[6,31],"is":[7,58,98],"an":[8],"urgent":[9],"problem":[10],"due":[11],"to":[12],"the":[13,19,27,34,61,70,94,106,114],"rapid":[14],"information":[15],"volume":[16],"growth.":[17],"Nowadays":[18],"basic":[20],"principles":[21],"DBMS":[23],"performance":[24],"improvement":[25],"include":[26],"use":[28],"multiprocessor":[30],"[8].":[32],"At":[33],"same":[35],"time,":[36],"acceleration":[37],"could":[38],"be":[39],"achieved":[40],"by":[41,60],"using":[42,87],"new":[43,118],"hardware":[44,65,89,127],"architectures,":[45],"such":[46,56],"as":[47],"hybrid":[48],"clusters":[49],"with":[50,121],"manycore":[51,119],"coprocessors.":[52],"implementation":[54],"architectures":[57],"limited":[59],"high":[62],"cost":[63],"and":[66,79,90],"its":[67],"configuration.":[68],"Therefore,":[69],"models":[73],"that":[74,112],"allow":[75],"determining":[76],"several":[77],"characteristics":[78],"comparing":[80],"different":[81],"queries":[83],"runtime":[84],"without":[85],"both":[86],"real":[88],"taking":[91],"into":[92],"account":[93],"exact":[95],"execution":[96],"details":[97],"a":[99,109,117],"highly":[100],"topical":[101],"problem.":[102],"This":[103],"paper":[104],"describes":[105],"mathematical":[110],"model":[111],"explores":[113],"effectiveness":[115],"accelerator":[120],"Intel":[122],"Xeon":[123],"Phi":[124],"Knights":[125],"Landing":[126],"architecture":[128],"in":[129],"terms":[130],"processing.":[134]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}