{"id":"https://openalex.org/W2810886092","doi":"https://doi.org/10.23919/mipro.2018.8400159","title":"Memory-aware multiobjective design space exploration of heteregeneous MPSoC","display_name":"Memory-aware multiobjective design space exploration of heteregeneous MPSoC","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2810886092","doi":"https://doi.org/10.23919/mipro.2018.8400159","mag":"2810886092"},"language":"en","primary_location":{"id":"doi:10.23919/mipro.2018.8400159","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mipro.2018.8400159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 41st International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089035393","display_name":"Nikolina Frid","orcid":"https://orcid.org/0000-0002-2592-8206"},"institutions":[{"id":"https://openalex.org/I181343428","display_name":"University of Zagreb","ror":"https://ror.org/00mv6sv71","country_code":"HR","type":"education","lineage":["https://openalex.org/I181343428"]}],"countries":["HR"],"is_corresponding":true,"raw_author_name":"N. Frid","raw_affiliation_strings":["Faculty of Electrical Engineering and Computing, University of Zagreb, Zagreb, Croatia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Computing, University of Zagreb, Zagreb, Croatia","institution_ids":["https://openalex.org/I181343428"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023969664","display_name":"Vlado Sruk","orcid":"https://orcid.org/0000-0003-0411-3398"},"institutions":[{"id":"https://openalex.org/I181343428","display_name":"University of Zagreb","ror":"https://ror.org/00mv6sv71","country_code":"HR","type":"education","lineage":["https://openalex.org/I181343428"]}],"countries":["HR"],"is_corresponding":false,"raw_author_name":"V. Sruk","raw_affiliation_strings":["Faculty of Electrical Engineering and Computing, University of Zagreb, Zagreb, Croatia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Computing, University of Zagreb, Zagreb, Croatia","institution_ids":["https://openalex.org/I181343428"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5089035393"],"corresponding_institution_ids":["https://openalex.org/I181343428"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.07932046,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"0861","last_page":"0866"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9190198183059692},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7151249051094055},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5551818013191223},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5436891317367554},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.5240264534950256},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49349725246429443},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4366321563720703},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.33307725191116333},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3241877555847168},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2230004072189331},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.1531175673007965}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9190198183059692},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7151249051094055},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5551818013191223},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5436891317367554},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.5240264534950256},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49349725246429443},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4366321563720703},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.33307725191116333},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3241877555847168},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2230004072189331},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.1531175673007965}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/mipro.2018.8400159","is_oa":false,"landing_page_url":"https://doi.org/10.23919/mipro.2018.8400159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 41st International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2000168498","https://openalex.org/W2011277098","https://openalex.org/W2016310205","https://openalex.org/W2065677538","https://openalex.org/W2071770129","https://openalex.org/W2090589647","https://openalex.org/W2123470671","https://openalex.org/W2126105956","https://openalex.org/W2131548569","https://openalex.org/W2406173229","https://openalex.org/W3149962414","https://openalex.org/W4247977365"],"related_works":["https://openalex.org/W2092181573","https://openalex.org/W2576551918","https://openalex.org/W2056447856","https://openalex.org/W2998838928","https://openalex.org/W2783693002","https://openalex.org/W4294611724","https://openalex.org/W3043614744","https://openalex.org/W2502691491","https://openalex.org/W2124403023","https://openalex.org/W1979259943"],"abstract_inverted_index":{"This":[0],"paper":[1,45],"discusses":[2],"multiobjective":[3],"exploration":[4,32],"of":[5,20,26,33,75,87],"heterogeneous":[6],"MPSoC":[7],"design":[8],"space":[9],"using":[10],"a":[11],"method":[12,23],"based":[13],"on":[14],"NSGA-II":[15],"evolutionary":[16],"algorithm.":[17],"Key":[18],"feature":[19],"the":[21,93],"proposed":[22],"is":[24,79],"separation":[25],"computation":[27,35],"and":[28,38,50,54,60,67,70],"communication":[29,39,61,88],"which":[30],"enables":[31],"mapping":[34,49,74,86],"to":[36,40,48,65,77,90],"processors":[37,78],"memory":[41],"elements.":[42],"In":[43],"this":[44],"two":[46],"approaches":[47],"scheduling":[51],"are":[52,63],"presented":[53],"compared:":[55],"(1)":[56],"single-phased,":[57],"where":[58,73],"tasks":[59,76],"channels":[62],"mapped":[64],"processor":[66],"memories":[68,91],"simultaneously,":[69],"(2)":[71],"two-phased,":[72],"done":[80],"in":[81,92],"first":[82],"phase,":[83],"followed":[84],"by":[85],"channel":[89],"second":[94],"phase.":[95]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}