{"id":"https://openalex.org/W2761810963","doi":"https://doi.org/10.23919/fpl.2017.8056859","title":"Phase calibrated ring oscillator PUF design and implementation on FPGAs","display_name":"Phase calibrated ring oscillator PUF design and implementation on FPGAs","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2761810963","doi":"https://doi.org/10.23919/fpl.2017.8056859","mag":"2761810963"},"language":"en","primary_location":{"id":"doi:10.23919/fpl.2017.8056859","is_oa":false,"landing_page_url":"https://doi.org/10.23919/fpl.2017.8056859","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050604451","display_name":"Wei Yan","orcid":"https://orcid.org/0000-0002-8059-6398"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Yan","raw_affiliation_strings":["University of Connecticut Storrs, Connecticut"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Connecticut Storrs, Connecticut","institution_ids":["https://openalex.org/I140172145"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084086792","display_name":"Chenglu Jin","orcid":"https://orcid.org/0000-0001-6306-8019"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chenglu Jin","raw_affiliation_strings":["University of Connecticut Storrs, Connecticut"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Connecticut Storrs, Connecticut","institution_ids":["https://openalex.org/I140172145"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103273702","display_name":"Fatemeh Tehranipoor","orcid":"https://orcid.org/0000-0002-5742-9954"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fatemeh Tehranipoor","raw_affiliation_strings":["University of Connecticut Storrs, Connecticut"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Connecticut Storrs, Connecticut","institution_ids":["https://openalex.org/I140172145"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082629462","display_name":"John A. Chandy","orcid":"https://orcid.org/0000-0003-3449-3205"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John A. Chandy","raw_affiliation_strings":["University of Connecticut Storrs, Connecticut"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Connecticut Storrs, Connecticut","institution_ids":["https://openalex.org/I140172145"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I140172145"],"apc_list":null,"apc_paid":null,"fwci":3.4235,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.94851794,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9674000144004822,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.8616302013397217},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8459757566452026},{"id":"https://openalex.org/keywords/physical-unclonable-function","display_name":"Physical unclonable function","score":0.841189444065094},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6254251003265381},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5445715188980103},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5319626331329346},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5076471567153931},{"id":"https://openalex.org/keywords/key-generation","display_name":"Key generation","score":0.48278772830963135},{"id":"https://openalex.org/keywords/authentication","display_name":"Authentication (law)","score":0.4501759707927704},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42843469977378845},{"id":"https://openalex.org/keywords/arbiter","display_name":"Arbiter","score":0.2879267632961273},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.2776722311973572},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.24295717477798462},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20072409510612488},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11839115619659424}],"concepts":[{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.8616302013397217},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8459757566452026},{"id":"https://openalex.org/C8643368","wikidata":"https://www.wikidata.org/wiki/Q4046262","display_name":"Physical unclonable function","level":3,"score":0.841189444065094},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6254251003265381},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5445715188980103},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5319626331329346},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5076471567153931},{"id":"https://openalex.org/C163173736","wikidata":"https://www.wikidata.org/wiki/Q3308558","display_name":"Key generation","level":3,"score":0.48278772830963135},{"id":"https://openalex.org/C148417208","wikidata":"https://www.wikidata.org/wiki/Q4825882","display_name":"Authentication (law)","level":2,"score":0.4501759707927704},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42843469977378845},{"id":"https://openalex.org/C2779971761","wikidata":"https://www.wikidata.org/wiki/Q629872","display_name":"Arbiter","level":2,"score":0.2879267632961273},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.2776722311973572},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.24295717477798462},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20072409510612488},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11839115619659424},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/fpl.2017.8056859","is_oa":false,"landing_page_url":"https://doi.org/10.23919/fpl.2017.8056859","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W42545666","https://openalex.org/W1605172130","https://openalex.org/W1968261083","https://openalex.org/W1995871244","https://openalex.org/W2084211711","https://openalex.org/W2088455835","https://openalex.org/W2116374153","https://openalex.org/W2126460857","https://openalex.org/W2129720900","https://openalex.org/W2130351941","https://openalex.org/W2148330234","https://openalex.org/W2166261478","https://openalex.org/W2167583372","https://openalex.org/W2202530414","https://openalex.org/W2225497109","https://openalex.org/W2433375884","https://openalex.org/W4251055554","https://openalex.org/W6676995458"],"related_works":["https://openalex.org/W3148339641","https://openalex.org/W3195700791","https://openalex.org/W2093731983","https://openalex.org/W4389544506","https://openalex.org/W2128735154","https://openalex.org/W2333684670","https://openalex.org/W4391377915","https://openalex.org/W2184096640","https://openalex.org/W3018478474","https://openalex.org/W4362564225"],"abstract_inverted_index":{"A":[0],"ring":[1],"oscillator":[2],"physical":[3],"unclonable":[4],"function":[5],"(RO":[6],"PUF)":[7],"is":[8],"an":[9,54],"application-constrained":[10],"hardware":[11],"security":[12],"primitive":[13],"that":[14,35,89],"can":[15],"be":[16,48],"used":[17],"for":[18],"authentication":[19],"and":[20,72],"key":[21],"generation.":[22],"PUFs":[23,44,95],"depend":[24],"on":[25,53,70],"variability":[26],"during":[27],"the":[28,66,81,90],"fabrication":[29],"process":[30,78],"to":[31,47,79,98],"produce":[32],"random":[33],"outputs":[34],"are":[36,45,96],"nevertheless":[37],"stable":[38],"across":[39],"multiple":[40],"measurements.":[41],"Unfortunately,":[42],"RO":[43,67,84],"known":[46],"unstable":[49],"especially":[50],"when":[51],"implemented":[52],"Field":[55],"Programmable":[56],"Gate":[57],"Array":[58],"(FPGA).":[59],"In":[60],"this":[61],"work,":[62],"we":[63,73],"comprehensively":[64],"evaluate":[65],"PUF's":[68],"stability":[69,82],"FPGAs,":[71],"propose":[74],"a":[75],"phase":[76],"calibration":[77],"improve":[80],"of":[83],"PUFs.":[85],"The":[86],"results":[87],"show":[88],"bit":[91],"errors":[92],"in":[93],"our":[94],"reduced":[97],"less":[99],"than":[100],"1%.":[101]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}