{"id":"https://openalex.org/W2761039450","doi":"https://doi.org/10.23919/fpl.2017.8056846","title":"Accelerator-in-switch: A framework for tightly coupled switching hub and an accelerator with FPGA","display_name":"Accelerator-in-switch: A framework for tightly coupled switching hub and an accelerator with FPGA","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2761039450","doi":"https://doi.org/10.23919/fpl.2017.8056846","mag":"2761039450"},"language":"en","primary_location":{"id":"doi:10.23919/fpl.2017.8056846","is_oa":false,"landing_page_url":"https://doi.org/10.23919/fpl.2017.8056846","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029663658","display_name":"Chiharu Tsuruta","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Chiharu Tsuruta","raw_affiliation_strings":["Dept. of Information and Computer Science, Keio University, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Information and Computer Science, Keio University, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040946085","display_name":"Takahiro Kaneda","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takahiro Kaneda","raw_affiliation_strings":["Dept. of Information and Computer Science, Keio University, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Information and Computer Science, Keio University, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044052066","display_name":"Naoki Nishikawa","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Naoki Nishikawa","raw_affiliation_strings":["Dept. of Information and Computer Science, Keio University, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Information and Computer Science, Keio University, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113742339","display_name":"Hideharu Amano","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hideharu Amano","raw_affiliation_strings":["Dept. of Information and Computer Science, Keio University, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Information and Computer Science, Keio University, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6936,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.70370797,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.7860504388809204},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7488510608673096},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6855215430259705},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.5524819493293762},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4973626434803009},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.45710358023643494},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.438950777053833},{"id":"https://openalex.org/keywords/direct-memory-access","display_name":"Direct memory access","score":0.4276033043861389},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.41895899176597595},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4019681513309479},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.26988542079925537},{"id":"https://openalex.org/keywords/transfer","display_name":"Transfer (computing)","score":0.18691837787628174}],"concepts":[{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.7860504388809204},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7488510608673096},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6855215430259705},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.5524819493293762},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4973626434803009},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.45710358023643494},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.438950777053833},{"id":"https://openalex.org/C37724790","wikidata":"https://www.wikidata.org/wiki/Q210813","display_name":"Direct memory access","level":3,"score":0.4276033043861389},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.41895899176597595},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4019681513309479},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.26988542079925537},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.18691837787628174},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/fpl.2017.8056846","is_oa":false,"landing_page_url":"https://doi.org/10.23919/fpl.2017.8056846","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7699999809265137,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1616793012","https://openalex.org/W1984096996","https://openalex.org/W1998739673","https://openalex.org/W2342756397","https://openalex.org/W2597210128","https://openalex.org/W2603108526","https://openalex.org/W6735020447"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W2103526090","https://openalex.org/W1574948540"],"abstract_inverted_index":{"Accelerator-in-Switch":[0],"(AiS)":[1],"is":[2,32,45,57],"a":[3,13,17,35,48,70,74,136,140,160,164,191],"framework":[4],"for":[5,20,47,73,139,149,163,197],"building":[6],"an":[7,40,104,200],"accelerator":[8,201,213],"logic":[9],"tightly":[10],"coupled":[11],"with":[12,24,27,113,121,169],"switching":[14,49,55,119,161,188,216],"hub":[15,56,120,162],"in":[16],"single":[18],"FPGA":[19,41],"high":[21],"performance":[22],"computation":[23],"heterogeneous":[25],"environment":[26],"CPUs":[28,128],"and":[29,62,88,92,109,129,146],"GPUs.":[30,130],"AiS":[31,66,68,157],"implemented":[33,99,132,154],"on":[34,158],"partial":[36,176],"reconfigurable":[37],"region":[38,44],"of":[39,53,65,95,175,199,208],"whose":[42],"permanent":[43],"used":[46],"hub.":[50,189,217],"A":[51],"port":[52],"the":[54,60,89,114,118,122,156,187,195,206,209,212,215],"connected":[58],"to":[59,81,181,205],"registers":[61],"local":[63,90],"memory":[64,124],"directly.":[67],"has":[69],"standard":[71,75],"interface":[72],"bus":[76],"(Avalon":[77],"MM":[78],"bus,":[79],"here)":[80],"exchange":[82],"data":[83,107],"between":[84,126],"on-board":[85],"DDR":[86],"SDRAM":[87],"memory,":[91],"various":[93],"types":[94],"accelerators":[96,184],"can":[97],"be":[98],"just":[100],"by":[101,202],"providing":[102],"such":[103],"interface.":[105],"The":[106,173],"input":[108],"output":[110],"are":[111],"performed":[112],"DMA":[115],"controller":[116],"inside":[117],"shared":[123],"model":[125],"host":[127],"We":[131],"two":[133],"example":[134],"accelerators:":[135],"reduction":[137],"calculator":[138],"radiation":[141],"transfer":[142],"equations":[143],"solver":[144],"(RED)":[145],"LET":[147],"generator":[148],"N-body":[150],"simulation":[151],"(LET)":[152],"were":[153],"as":[155],"PEACH3,":[159],"PCIe":[165],"direct":[166],"interconnection":[167],"network":[168],"Altera's":[170],"Stratix":[171],"V.":[172],"use":[174],"reconfiguration":[177],"makes":[178],"it":[179],"possible":[180],"switch":[182],"multiple":[183],"without":[185],"stopping":[186],"As":[190],"result,":[192],"we":[193],"reduced":[194],"time":[196],"place&route":[198],"47%":[203],"compared":[204],"case":[207],"design":[210],"combining":[211],"into":[214]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}