{"id":"https://openalex.org/W2761028018","doi":"https://doi.org/10.23919/fpl.2017.8056810","title":"Tile size selection for optimized memory reuse in high-level synthesis","display_name":"Tile size selection for optimized memory reuse in high-level synthesis","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2761028018","doi":"https://doi.org/10.23919/fpl.2017.8056810","mag":"2761028018"},"language":"en","primary_location":{"id":"doi:10.23919/fpl.2017.8056810","is_oa":false,"landing_page_url":"https://doi.org/10.23919/fpl.2017.8056810","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100738705","display_name":"Junyi Liu","orcid":"https://orcid.org/0000-0002-4277-1802"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Junyi Liu","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College, London, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002846450","display_name":"John Wickerson","orcid":"https://orcid.org/0000-0001-6735-5533"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"John Wickerson","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College, London, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029829952","display_name":"George A. Constantinides","orcid":"https://orcid.org/0000-0002-0201-310X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"George A. Constantinides","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College, London, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100738705"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":0.6805,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.69740705,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8054133653640747},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.625778317451477},{"id":"https://openalex.org/keywords/loop-tiling","display_name":"Loop tiling","score":0.6174112558364868},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6065248250961304},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5199334025382996},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.49528613686561584},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.4905933439731598},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4761260151863098},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.4340871274471283},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.32913267612457275},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31236058473587036},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11617514491081238},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10644224286079407}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8054133653640747},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.625778317451477},{"id":"https://openalex.org/C11799548","wikidata":"https://www.wikidata.org/wiki/Q6675847","display_name":"Loop tiling","level":3,"score":0.6174112558364868},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6065248250961304},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5199334025382996},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.49528613686561584},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.4905933439731598},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4761260151863098},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.4340871274471283},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.32913267612457275},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31236058473587036},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11617514491081238},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10644224286079407},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/fpl.2017.8056810","is_oa":false,"landing_page_url":"https://doi.org/10.23919/fpl.2017.8056810","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:spiral.imperial.ac.uk:10044/1/49599","is_oa":false,"landing_page_url":"http://hdl.handle.net/10044/1/49599","pdf_url":null,"source":{"id":"https://openalex.org/S4306401396","display_name":"Spiral (Imperial College London)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I47508984","host_organization_name":"Imperial College London","host_organization_lineage":["https://openalex.org/I47508984"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE International Confererence on Field-Programmable Logic and Applications","raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5524266619","display_name":null,"funder_award_id":"EP/I020357/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G7639885267","display_name":null,"funder_award_id":"EP/K034448/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1551635709","https://openalex.org/W1963547452","https://openalex.org/W1996464317","https://openalex.org/W2018055497","https://openalex.org/W2025093669","https://openalex.org/W2034761517","https://openalex.org/W2039974221","https://openalex.org/W2094756095","https://openalex.org/W2098925700","https://openalex.org/W2108182665","https://openalex.org/W2122989035","https://openalex.org/W2141280299","https://openalex.org/W2158158791","https://openalex.org/W2163605009","https://openalex.org/W2536620281","https://openalex.org/W2584311934","https://openalex.org/W3151489216","https://openalex.org/W4213255380","https://openalex.org/W4232383452","https://openalex.org/W4239489018","https://openalex.org/W4249647998","https://openalex.org/W4250589301","https://openalex.org/W6684191040"],"related_works":["https://openalex.org/W2002505081","https://openalex.org/W2083681681","https://openalex.org/W2427933582","https://openalex.org/W2577630842","https://openalex.org/W1172579163","https://openalex.org/W1488300410","https://openalex.org/W2138790427","https://openalex.org/W3146558274","https://openalex.org/W4246454774","https://openalex.org/W2162051035"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1],"(HLS)":[2],"is":[3,37,47,86,115,140],"well":[4],"capable":[5],"of":[6,25,57,76,200],"generating":[7],"control":[8],"and":[9,27],"computation":[10],"circuits":[11],"for":[12,33,105,122,131],"FPGA":[13],"accelerators,":[14],"but":[15],"still":[16],"requires":[17],"sufficient":[18],"human":[19],"effort":[20],"to":[21,38,100,117,143,151,164,181],"tackle":[22],"the":[23,54,77,83,128,168,198,202],"challenge":[24],"memory":[26,84,107,119],"communication":[28,153,187],"bottlenecks.":[29],"One":[30],"important":[31],"approach":[32],"improving":[34],"data":[35,67,132],"locality":[36],"apply":[39],"loop":[40,59],"tiling":[41,46],"on":[42,157],"memory-intensive":[43],"loops.":[44],"Loop":[45],"a":[48,58,102,182],"well-known":[49],"compiler":[50],"technique":[51],"that":[52,179],"partitions":[53],"iteration":[55],"space":[56],"nest":[60],"into":[61,70],"chunks":[62],"(or":[63],"`tiles')":[64],"whose":[65],"associated":[66],"can":[68,80,175],"fit":[69],"size-constrained":[71],"fast":[72],"memory.":[73],"The":[74],"size":[75,104,130,205],"tiles,":[78],"which":[79],"significantly":[81],"affect":[82],"requirement,":[85],"usually":[87],"determined":[88],"by":[89],"partial":[90],"enumeration.":[91],"In":[92],"this":[93,146],"paper,":[94],"we":[95],"propose":[96],"an":[97,138],"analytical":[98],"methodology":[99],"select":[101],"tile":[103,124,129,177,204],"optimized":[106],"reuse":[108,133],"in":[109,134,186],"HLS.":[110],"A":[111,189],"parametric":[112],"polyhedral":[113],"model":[114],"introduced":[116],"capture":[118],"usage":[120],"analytically":[121],"arbitrary":[123],"sizes.":[125],"To":[126],"determine":[127],"constrained":[135],"on-chip":[136],"memory,":[137],"algorithm":[139],"then":[141],"developed":[142],"optimize":[144],"over":[145],"model,":[147],"using":[148,201],"non-linear":[149],"solvers":[150],"minimize":[152],"overhead.":[154,188],"Experimental":[155],"results":[156],"three":[158],"representative":[159],"loops":[160],"show":[161],"that,":[162],"compared":[163],"random":[165],"enumeration":[166],"with":[167,192],"same":[169],"time":[170],"budget,":[171],"our":[172],"proposed":[173,203],"method":[174],"produce":[176],"sizes":[178],"lead":[180],"75%":[183],"average":[184],"reduction":[185],"case":[190],"study":[191],"real":[193],"hardware":[194],"prototyping":[195],"also":[196],"demonstrates":[197],"benefits":[199],"selection.":[206]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}