{"id":"https://openalex.org/W2746306960","doi":"https://doi.org/10.23919/fpl.2017.8056801","title":"Asynchronous interface FIFO design on FPGA for high-throughput NRZ synchronisation","display_name":"Asynchronous interface FIFO design on FPGA for high-throughput NRZ synchronisation","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2746306960","doi":"https://doi.org/10.23919/fpl.2017.8056801","mag":"2746306960"},"language":"en","primary_location":{"id":"doi:10.23919/fpl.2017.8056801","is_oa":false,"landing_page_url":"https://doi.org/10.23919/fpl.2017.8056801","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://pure.manchester.ac.uk/ws/files/181995385/175_Paper.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054016489","display_name":"Gengting Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Gengting Liu","raw_affiliation_strings":["School of Computer Science, University of Manchester Manchester, United Kingdom"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester Manchester, United Kingdom","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053098822","display_name":"Jim Garside","orcid":"https://orcid.org/0000-0001-8812-4742"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"James Garside","raw_affiliation_strings":["School of Computer Science, University of Manchester Manchester, United Kingdom"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester Manchester, United Kingdom","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083177159","display_name":"Steve Furber","orcid":"https://orcid.org/0000-0002-6524-3367"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Steve Furber","raw_affiliation_strings":["School of Computer Science, University of Manchester Manchester, United Kingdom"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester Manchester, United Kingdom","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015816826","display_name":"Luis A. Plana","orcid":"https://orcid.org/0000-0002-6113-3929"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Luis A. Plana","raw_affiliation_strings":["School of Computer Science, University of Manchester Manchester, United Kingdom"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester Manchester, United Kingdom","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064000482","display_name":"Dirk Koch","orcid":"https://orcid.org/0000-0002-2568-4432"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Dirk Koch","raw_affiliation_strings":["School of Computer Science, University of Manchester Manchester, United Kingdom"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester Manchester, United Kingdom","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5054016489"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":0.4385,"has_fulltext":true,"cited_by_count":6,"citation_normalized_percentile":{"value":0.67706908,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10018","display_name":"Advancements in Battery Materials","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8617326021194458},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8001599311828613},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.6619563102722168},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.5905753374099731},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5846948027610779},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5247942209243774},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.5178587436676025},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.508749783039093},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49152788519859314},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48551273345947266},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4596078395843506},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3307833671569824},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3305355906486511},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.23781871795654297},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.23076128959655762},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.20777800679206848},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.12391191720962524}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8617326021194458},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8001599311828613},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.6619563102722168},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.5905753374099731},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5846948027610779},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5247942209243774},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.5178587436676025},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.508749783039093},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49152788519859314},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48551273345947266},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4596078395843506},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3307833671569824},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3305355906486511},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.23781871795654297},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.23076128959655762},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.20777800679206848},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.12391191720962524},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.23919/fpl.2017.8056801","is_oa":false,"landing_page_url":"https://doi.org/10.23919/fpl.2017.8056801","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/b2ccc3f5-e99a-4a77-84e3-84692a33f9ee","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/b2ccc3f5-e99a-4a77-84e3-84692a33f9ee","pdf_url":"https://pure.manchester.ac.uk/ws/files/181995385/175_Paper.pdf","source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Liu, G, Garside, J, Furber, S, Plana, L A & Koch, D 2017, Asynchronous Interface FIFO Design on FPGA for High-throughput NRZ Synchronisation. in 2017 27th International Conference on Field Programmable Logic and Applications (FPL). International Conference on Field Programmable Logic and Applications, IEEE. https://doi.org/10.23919/FPL.2017.8056801","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:pure.atira.dk:publications/b2ccc3f5-e99a-4a77-84e3-84692a33f9ee","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/asynchronous-interface-fifo-design-on-fpga-for-highthroughput-nrz-synchronisation(b2ccc3f5-e99a-4a77-84e3-84692a33f9ee).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/b2ccc3f5-e99a-4a77-84e3-84692a33f9ee","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/b2ccc3f5-e99a-4a77-84e3-84692a33f9ee","pdf_url":"https://pure.manchester.ac.uk/ws/files/181995385/175_Paper.pdf","source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Liu, G, Garside, J, Furber, S, Plana, L A & Koch, D 2017, Asynchronous Interface FIFO Design on FPGA for High-throughput NRZ Synchronisation. in 2017 27th International Conference on Field Programmable Logic and Applications (FPL). International Conference on Field Programmable Logic and Applications, IEEE. https://doi.org/10.23919/FPL.2017.8056801","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G1095062678","display_name":null,"funder_award_id":"604102","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G1163571418","display_name":null,"funder_award_id":"HBP SGA1","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G177484282","display_name":null,"funder_award_id":"FP7/2007-2013","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"},{"id":"https://openalex.org/G2226227595","display_name":null,"funder_award_id":"H2020-720270","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"},{"id":"https://openalex.org/G2811095472","display_name":"Biologically-Inspired Massively Parallel Architectures - computing beyond a million processors","funder_award_id":"EP/G015740/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G2876104676","display_name":"A scalable chip multiprocessor for large-scale neural simulation","funder_award_id":"EP/D07908X/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G3110165978","display_name":null,"funder_award_id":"FP7-604102","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G323116497","display_name":null,"funder_award_id":"EP/G015740/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G3309458847","display_name":null,"funder_award_id":"EP/D07908X/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G3829048491","display_name":null,"funder_award_id":"FP7/2007-2013","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G398560324","display_name":null,"funder_award_id":"720270","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G4493165780","display_name":null,"funder_award_id":"FP7-604102","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G5193558347","display_name":null,"funder_award_id":"720270","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"},{"id":"https://openalex.org/G5593277320","display_name":null,"funder_award_id":"2007-2013","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G5702163051","display_name":null,"funder_award_id":"FP7/2007","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G6133111771","display_name":null,"funder_award_id":"604102","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"},{"id":"https://openalex.org/G6899591169","display_name":"Biologically-Inspired Massively-Parallel Computation","funder_award_id":"320689","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G7910315807","display_name":null,"funder_award_id":"72027","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"},{"id":"https://openalex.org/G8452545418","display_name":null,"funder_award_id":"unknown","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G849007149","display_name":null,"funder_award_id":"H2020-720270","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G8683586189","display_name":null,"funder_award_id":"HBP SGA1","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320332999","display_name":"Horizon 2020 Framework Programme","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2746306960.pdf","grobid_xml":"https://content.openalex.org/works/W2746306960.grobid-xml"},"referenced_works_count":18,"referenced_works":["https://openalex.org/W577517309","https://openalex.org/W1609287256","https://openalex.org/W1765538419","https://openalex.org/W2012065649","https://openalex.org/W2021741878","https://openalex.org/W2027363446","https://openalex.org/W2085344061","https://openalex.org/W2104610013","https://openalex.org/W2123184444","https://openalex.org/W2136994107","https://openalex.org/W2139882509","https://openalex.org/W2150415477","https://openalex.org/W2159951683","https://openalex.org/W2160642395","https://openalex.org/W2161311656","https://openalex.org/W2289449989","https://openalex.org/W3209970425","https://openalex.org/W6637799165"],"related_works":["https://openalex.org/W158833317","https://openalex.org/W2325117947","https://openalex.org/W2390220487","https://openalex.org/W2360310172","https://openalex.org/W1494497757","https://openalex.org/W2097709559","https://openalex.org/W2181404696","https://openalex.org/W2085176118","https://openalex.org/W119840502","https://openalex.org/W2014284947"],"abstract_inverted_index":{"Networks-on-chip":[0],"(NoCs)":[1],"have":[2],"become":[3],"a":[4,61,136],"new":[5],"chip":[6],"design":[7,77,97],"paradigm":[8],"as":[9,28],"the":[10,40,47,107,116,128,140],"size":[11],"of":[12],"transistors":[13],"continues":[14],"to":[15,78,118,159],"shrink.":[16],"Globally-asynchronous":[17],"locally-synchronous":[18],"(GALS)":[19],"on-chip":[20,56],"networks":[21,42],"are":[22],"proposed":[23,96,145],"for":[24,39,55,67,100,157,166],"solving":[25],"issues":[26],"such":[27],"large":[29],"clock":[30,110],"tree":[31],"distribution":[32],"and":[33,64,154],"signal":[34],"delay":[35],"variations.":[36],"More":[37],"interestingly,":[38],"GALS":[41],"using":[43,85,106,115],"m-of-n":[44,162],"delay-insensitive":[45],"interconnect,":[46],"asynchronous":[48,74,82,120,161],"interconnect":[49],"not":[50],"only":[51],"can":[52],"be":[53],"used":[54],"interconnection,":[57],"but":[58,113],"also":[59],"provides":[60],"simple,":[62],"direct":[63],"power-saving":[65],"solution":[66,146],"off-chip":[68],"interconnection.":[69],"This":[70],"paper":[71],"presents":[72],"an":[73,91,151],"interface":[75,123],"FIFO":[76,124],"improve":[79],"throughput":[80],"over":[81],"inter-chip":[83],"links":[84],"2-of-7":[86],"Non-Return-to-Zero":[87],"(NRZ)":[88],"encoding":[89],"in":[90,139,150],"existing":[92,152],"many-core":[93],"system.":[94],"The":[95,122,144],"is":[98,125,155],"suitable":[99,156],"implementation":[101],"on":[102],"commodity":[103],"FPGAs":[104],"without":[105],"limited":[108],"global":[109],"buffer":[111,138],"resources,":[112],"involves":[114],"FPGA":[117],"implement":[119],"circuits.":[121],"constructed":[126],"from":[127],"transition":[129],"detectors":[130],"themselves":[131],"rather":[132],"than":[133],"by":[134],"employing":[135],"separate":[137],"more":[141],"conventional":[142],"fashion.":[143],"has":[147],"been":[148],"demonstrated":[149],"system":[153],"adaptation":[158],"other":[160],"NRZ":[163],"coding":[164],"protocols":[165],"high-throughput":[167],"communication.":[168]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}