{"id":"https://openalex.org/W2761873098","doi":"https://doi.org/10.23919/fpl.2017.8056800","title":"Accelerating in-system FPGA debug of high-level synthesis circuits using incremental compilation techniques","display_name":"Accelerating in-system FPGA debug of high-level synthesis circuits using incremental compilation techniques","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2761873098","doi":"https://doi.org/10.23919/fpl.2017.8056800","mag":"2761873098"},"language":"en","primary_location":{"id":"doi:10.23919/fpl.2017.8056800","is_oa":false,"landing_page_url":"https://doi.org/10.23919/fpl.2017.8056800","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016664426","display_name":"Pavan Kumar Bussa","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Pavan Kumar Bussa","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of British Columbia, Vancouver, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006132600","display_name":"Jeffrey Goeders","orcid":"https://orcid.org/0000-0002-9822-6926"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeffrey Goeders","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Brigham Young University, Provo, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Brigham Young University, Provo, USA","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J. E. Wilton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of British Columbia, Vancouver, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.951,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.74816136,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.9529827833175659},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7485212683677673},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.7149227857589722},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6937729120254517},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.669087827205658},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5436141490936279},{"id":"https://openalex.org/keywords/instrumentation","display_name":"Instrumentation (computer programming)","score":0.5165678262710571},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.45422011613845825},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3284204602241516},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23265373706817627}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.9529827833175659},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7485212683677673},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.7149227857589722},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6937729120254517},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.669087827205658},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5436141490936279},{"id":"https://openalex.org/C118530786","wikidata":"https://www.wikidata.org/wiki/Q1134732","display_name":"Instrumentation (computer programming)","level":2,"score":0.5165678262710571},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.45422011613845825},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3284204602241516},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23265373706817627},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/fpl.2017.8056800","is_oa":false,"landing_page_url":"https://doi.org/10.23919/fpl.2017.8056800","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1600324942","https://openalex.org/W1970032753","https://openalex.org/W2009541799","https://openalex.org/W2012114780","https://openalex.org/W2049880113","https://openalex.org/W2057807751","https://openalex.org/W2072073269","https://openalex.org/W2121851099","https://openalex.org/W2345908052","https://openalex.org/W6662870997"],"related_works":["https://openalex.org/W2361273971","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W2366346238","https://openalex.org/W2366922255","https://openalex.org/W2387706296","https://openalex.org/W2347893649"],"abstract_inverted_index":{"High-Level":[0],"Synthesis":[1],"has":[2],"emerged":[3],"as":[4],"a":[5,23,35,57,102],"promising":[6],"technology":[7],"for":[8],"improving":[9],"FPGA":[10],"designer":[11,36],"productivity,":[12],"but":[13,142,191],"will":[14],"only":[15,78],"be":[16,97],"successful":[17],"if":[18],"it":[19,73],"is":[20,74,152,164,167,180],"accompanied":[21],"by":[22],"debug":[24,31,38,88,119,139,150,178,205],"ecosystem.":[25],"Recent":[26],"efforts":[27],"have":[28],"presented":[29],"in-system":[30],"techniques":[32,54],"which":[33,126],"allow":[34],"to":[37,76,86,96,116,184],"an":[39,43],"implementation,":[40],"running":[41],"on":[42,63,208],"FPGA,":[44],"in":[45,125,144,204],"the":[46,49,67,70,94,118,127,137,149,155,158,161,177,185],"context":[47],"of":[48,59,69,160],"original":[50],"source":[51],"code.":[52],"These":[53],"typically":[55],"store":[56,77],"history":[58],"all":[60],"user":[61,80,128,145,162,187],"variables":[62,95],"chip.":[64],"To":[65],"maximize":[66],"effectiveness":[68],"on-chip":[71],"memory,":[72],"desirable":[75],"selected":[79],"variables.":[81],"Unfortunately,":[82],"this":[83,106],"may":[84],"lead":[85],"multiple":[87],"runs.":[89],"In":[90,105,154],"existing":[91],"frameworks,":[92],"changing":[93],"stored":[98],"between":[99],"runs":[100],"requires":[101],"full":[103],"recompile.":[104],"paper,":[107],"we":[108,200],"propose":[109],"several":[110],"flows":[111],"that":[112],"use":[113],"incremental":[114],"compilation":[115],"reduce":[117],"turn-around":[120,206],"time.":[121],"The":[122],"first":[123,171],"flow,":[124,157,199],"circuit":[129,146,163,188],"and":[130,169,176],"instrumentation":[131,151,179],"are":[132],"co-optimized":[133],"during":[134,195],"compilation,":[135],"gives":[136],"fastest":[138,186],"clock":[140,189],"speeds":[141],"suffers":[143,193],"performance":[147,192],"once":[148],"removed.":[153],"second":[156],"optimization":[159],"sacrosanct.":[165],"It":[166],"placed":[168],"routed":[170],"without":[172],"having":[173],"any":[174],"constraints":[175],"added":[181],"later":[182],"leading":[183],"speeds,":[190],"slightly":[194],"debug.":[196],"Using":[197],"either":[198],"achieve":[201],"40%":[202],"reduction":[203],"times,":[207],"average.":[209]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}