{"id":"https://openalex.org/W2754701156","doi":"https://doi.org/10.23919/fpl.2017.8056792","title":"Bridging high-level synthesis and application-specific arithmetic: The case study of floating-point summations","display_name":"Bridging high-level synthesis and application-specific arithmetic: The case study of floating-point summations","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2754701156","doi":"https://doi.org/10.23919/fpl.2017.8056792","mag":"2754701156"},"language":"en","primary_location":{"id":"doi:10.23919/fpl.2017.8056792","is_oa":false,"landing_page_url":"https://doi.org/10.23919/fpl.2017.8056792","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084930980","display_name":"Yohann Uguen","orcid":"https://orcid.org/0000-0001-9455-1265"},"institutions":[{"id":"https://openalex.org/I100532134","display_name":"Universit\u00e9 Claude Bernard Lyon 1","ror":"https://ror.org/029brtt94","country_code":"FR","type":"education","lineage":["https://openalex.org/I100532134","https://openalex.org/I203339264"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Yohann Uguen","raw_affiliation_strings":["Univ Lyon, CITI, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ Lyon, CITI, France","institution_ids":["https://openalex.org/I100532134"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035966925","display_name":"Florent de Dinechin","orcid":"https://orcid.org/0000-0003-4927-3301"},"institutions":[{"id":"https://openalex.org/I100532134","display_name":"Universit\u00e9 Claude Bernard Lyon 1","ror":"https://ror.org/029brtt94","country_code":"FR","type":"education","lineage":["https://openalex.org/I100532134","https://openalex.org/I203339264"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Florent de Dinechin","raw_affiliation_strings":["Univ Lyon, CITI, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ Lyon, CITI, France","institution_ids":["https://openalex.org/I100532134"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053526033","display_name":"Steven Derrien","orcid":"https://orcid.org/0000-0002-6281-083X"},"institutions":[{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Steven Derrien","raw_affiliation_strings":["University Rennes 1, IRISA, Rennes, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University Rennes 1, IRISA, Rennes, France","institution_ids":["https://openalex.org/I2802519937"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.1534,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.88976593,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8177648782730103},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7991703152656555},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7419359683990479},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6623954176902771},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.6104718446731567},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5432272553443909},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5326083898544312},{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.5067599415779114},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48373961448669434},{"id":"https://openalex.org/keywords/semantics","display_name":"Semantics (computer science)","score":0.4746478199958801},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43024343252182007},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.42001429200172424},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.40471768379211426},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32777947187423706},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10723352432250977}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8177648782730103},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7991703152656555},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7419359683990479},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6623954176902771},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.6104718446731567},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5432272553443909},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5326083898544312},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.5067599415779114},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48373961448669434},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.4746478199958801},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43024343252182007},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.42001429200172424},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.40471768379211426},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32777947187423706},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10723352432250977},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/fpl.2017.8056792","is_oa":false,"landing_page_url":"https://doi.org/10.23919/fpl.2017.8056792","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W153755465","https://openalex.org/W605824955","https://openalex.org/W1983003468","https://openalex.org/W1983737182","https://openalex.org/W2012627971","https://openalex.org/W2013659828","https://openalex.org/W2044610542","https://openalex.org/W2098158887","https://openalex.org/W2105158708","https://openalex.org/W2123485201","https://openalex.org/W2125385721","https://openalex.org/W2149436322","https://openalex.org/W2157618882","https://openalex.org/W2182678152","https://openalex.org/W2217569097","https://openalex.org/W2268422818","https://openalex.org/W2343695530","https://openalex.org/W2344290618","https://openalex.org/W2531544664","https://openalex.org/W4238308525","https://openalex.org/W4297810223","https://openalex.org/W6686178044","https://openalex.org/W6688723587","https://openalex.org/W6728514702"],"related_works":["https://openalex.org/W2125855853","https://openalex.org/W4281926497","https://openalex.org/W4245652312","https://openalex.org/W2269990635","https://openalex.org/W2108242004","https://openalex.org/W2042762783","https://openalex.org/W2531450434","https://openalex.org/W4283730710","https://openalex.org/W4281784598","https://openalex.org/W4313484792"],"abstract_inverted_index":{"FPGAs":[0],"are":[1,101],"well":[2],"known":[3],"for":[4,54,75,169],"their":[5],"ability":[6],"to":[7,48,67,85,130],"perform":[8],"non-standard":[9,69,161],"computations":[10],"not":[11],"supported":[12],"by":[13,103],"classical":[14],"microprocessors.":[15],"Many":[16],"libraries":[17],"of":[18,51,138,157,176,178],"highly":[19],"customizable":[20],"application-specific":[21,133],"IPs":[22,30],"have":[23],"exploited":[24],"this":[25,71,86],"capability.":[26],"However,":[27,57],"using":[28,160],"such":[29],"usually":[31],"requires":[32],"handcrafted":[33],"HDL,":[34],"hence":[35],"significant":[36],"design":[37,45],"efforts.":[38],"High":[39],"Level":[40],"Synthesis":[41],"(HLS)":[42],"lowers":[43],"the":[44,49,104,110,117,143,174],"effort":[46],"thanks":[47],"use":[50,177],"C/C++":[52],"dialects":[53],"programming":[55,76],"FPGAs.":[56],"high-level":[58,111,180],"C":[59,181],"language":[60],"becomes":[61],"a":[62,114,122,179],"hindrance":[63],"when":[64,92],"one":[65],"wants":[66],"express":[68],"computations:":[70],"languages":[72],"was":[73,113],"designed":[74],"microprocessors":[77],"and":[78,98,106,135,167],"carries":[79],"with":[80,94],"it":[81],"many":[82],"restrictions":[83],"due":[84],"paradigm.":[87],"This":[88,127,164],"is":[89],"especially":[90],"true":[91],"computing":[93],"floating-point,":[95],"whose":[96],"data-types":[97],"evaluation":[99],"semantics":[100],"defined":[102],"IEEE-754":[105],"C11":[107],"standards.":[108],"If":[109],"specification":[112],"computation":[115],"on":[116],"reals,":[118],"then":[119],"HLS":[120,136],"imposes":[121],"very":[123],"restricted":[124],"implementation":[125],"space.":[126],"work":[128],"attempts":[129],"bridge":[131],"FPGA":[132],"efficiency":[134],"ease":[137,175],"use.":[139],"It":[140],"specifically":[141],"targets":[142],"ubiquitous":[144],"floating-point":[145,153],"summation-reduction":[146],"pattern.":[147],"A":[148],"source-to-source":[149],"compiler":[150],"transforms":[151],"selected":[152],"additions":[154],"into":[155],"sequences":[156],"simpler":[158],"operators":[159],"arithmetic":[162],"formats.":[163],"improves":[165],"performance":[166],"accuracy":[168],"several":[170],"benchmarks,":[171],"while":[172],"keeping":[173],"description.":[182]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}