{"id":"https://openalex.org/W2762879510","doi":"https://doi.org/10.23919/fpl.2017.8056768","title":"Mapping of P4 match action tables to FPGA","display_name":"Mapping of P4 match action tables to FPGA","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2762879510","doi":"https://doi.org/10.23919/fpl.2017.8056768","mag":"2762879510"},"language":"en","primary_location":{"id":"doi:10.23919/fpl.2017.8056768","is_oa":false,"landing_page_url":"https://doi.org/10.23919/fpl.2017.8056768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074766468","display_name":"Michal Kekely","orcid":null},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Michal Kekely","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Brno, Czech republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, Czech republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021958683","display_name":"Jan Ko\u0159enek","orcid":"https://orcid.org/0000-0002-4662-7349"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Jan Korenek","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Brno, Czech republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, Czech republic","institution_ids":["https://openalex.org/I60587646"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5074766468"],"corresponding_institution_ids":["https://openalex.org/I60587646"],"apc_list":null,"apc_paid":null,"fwci":0.2253,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.51482319,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10400","display_name":"Network Security and Intrusion Detection","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10138","display_name":"Network Traffic and Congestion Control","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.713801920413971},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6406571269035339},{"id":"https://openalex.org/keywords/action","display_name":"Action (physics)","score":0.5165054202079773},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.4322323799133301},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3419013023376465},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.3238859176635742},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.31968945264816284},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25885552167892456}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.713801920413971},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6406571269035339},{"id":"https://openalex.org/C2780791683","wikidata":"https://www.wikidata.org/wiki/Q846785","display_name":"Action (physics)","level":2,"score":0.5165054202079773},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.4322323799133301},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3419013023376465},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.3238859176635742},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.31968945264816284},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25885552167892456},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/fpl.2017.8056768","is_oa":false,"landing_page_url":"https://doi.org/10.23919/fpl.2017.8056768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1975959118","https://openalex.org/W2004522052","https://openalex.org/W2016995838","https://openalex.org/W2026164946","https://openalex.org/W2102778622","https://openalex.org/W2150702922","https://openalex.org/W2169553922","https://openalex.org/W2913618476"],"related_works":["https://openalex.org/W2155289750","https://openalex.org/W88199732","https://openalex.org/W1762720839","https://openalex.org/W2078644645","https://openalex.org/W3141482673","https://openalex.org/W2365743651","https://openalex.org/W2005870728","https://openalex.org/W2065192738","https://openalex.org/W3040878082","https://openalex.org/W1943664624"],"abstract_inverted_index":{"Current":[0],"networks":[1],"are":[2],"changing":[3],"very":[4,23],"fast.":[5,24],"Network":[6],"administrators":[7],"need":[8],"more":[9],"flexible":[10,34],"and":[11,60,68],"powerful":[12],"tools":[13],"to":[14,17,51,63],"be":[15],"able":[16,62],"support":[18],"new":[19,29,41],"protocols":[20],"or":[21],"services":[22],"The":[25,53],"P4":[26,48],"language":[27],"provides":[28],"level":[30],"of":[31,47],"abstraction":[32],"for":[33,43],"packet":[35],"processing.":[36],"Therefore,":[37],"we":[38],"have":[39],"designed":[40],"architecture":[42,54],"memory":[44,70],"efficient":[45],"mapping":[46],"match/action":[49],"tables":[50],"FPGA.":[52],"is":[55,61],"based":[56],"on":[57],"DCFL":[58],"algorithm":[59],"balance":[64],"the":[65],"processing":[66],"speed":[67],"available":[69],"resources.":[71]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}