{"id":"https://openalex.org/W2761417247","doi":"https://doi.org/10.23919/fpl.2017.8056764","title":"Optimizing streaming stencil time-step designs via FPGA floorplanning","display_name":"Optimizing streaming stencil time-step designs via FPGA floorplanning","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2761417247","doi":"https://doi.org/10.23919/fpl.2017.8056764","mag":"2761417247"},"language":"en","primary_location":{"id":"doi:10.23919/fpl.2017.8056764","is_oa":false,"landing_page_url":"https://doi.org/10.23919/fpl.2017.8056764","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008834768","display_name":"Marco Rabozzi","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Rabozzi","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003093233","display_name":"Giuseppe Natale","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Natale","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062499971","display_name":"Biagio Festa","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Biagio Festa","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031451381","display_name":"Antonio Miele","orcid":"https://orcid.org/0000-0003-3197-0723"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Antonio Miele","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010543929","display_name":"Marco D. Santambrogio","orcid":"https://orcid.org/0000-0002-9883-9693"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco D. Santambrogio","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stencil","display_name":"Stencil","score":0.9654068946838379},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8521130681037903},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7835054993629456},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7739840149879456},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6126226782798767},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.56405109167099},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5190044641494751},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4800739884376526},{"id":"https://openalex.org/keywords/maximization","display_name":"Maximization","score":0.4740419387817383},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4609667956829071},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.373049259185791},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.29027265310287476},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17577531933784485},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.07542729377746582}],"concepts":[{"id":"https://openalex.org/C76752949","wikidata":"https://www.wikidata.org/wiki/Q7607499","display_name":"Stencil","level":2,"score":0.9654068946838379},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8521130681037903},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7835054993629456},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7739840149879456},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6126226782798767},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.56405109167099},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5190044641494751},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4800739884376526},{"id":"https://openalex.org/C2776330181","wikidata":"https://www.wikidata.org/wiki/Q18358244","display_name":"Maximization","level":2,"score":0.4740419387817383},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4609667956829071},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.373049259185791},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.29027265310287476},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17577531933784485},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.07542729377746582},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/fpl.2017.8056764","is_oa":false,"landing_page_url":"https://doi.org/10.23919/fpl.2017.8056764","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1041363","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/1041363","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W165160209","https://openalex.org/W2005730042","https://openalex.org/W2057313876","https://openalex.org/W2059670821","https://openalex.org/W2070961300","https://openalex.org/W2110902796","https://openalex.org/W2120833345","https://openalex.org/W2132758316","https://openalex.org/W2154078685","https://openalex.org/W2268762552","https://openalex.org/W2538589664","https://openalex.org/W4243796313","https://openalex.org/W4255560897","https://openalex.org/W6606539905","https://openalex.org/W6728870061"],"related_works":["https://openalex.org/W2055008360","https://openalex.org/W2135118255","https://openalex.org/W1500063550","https://openalex.org/W215057456","https://openalex.org/W3105129168","https://openalex.org/W2165891825","https://openalex.org/W2106366463","https://openalex.org/W1535718467","https://openalex.org/W3080620120","https://openalex.org/W1995613452"],"abstract_inverted_index":{"Stencil":[0,17],"computations":[1,27],"represent":[2],"a":[3,22,53],"highly":[4],"recurrent":[5],"class":[6],"of":[7,25,46,61,71,99],"algorithms":[8],"in":[9,65],"various":[10],"high":[11],"performance":[12,50,98],"computing":[13],"scenarios.":[14],"The":[15],"Streaming":[16],"Time-step":[18],"(SST)":[19],"architecture":[20],"is":[21],"recent":[23],"implementation":[24],"stencil":[26],"on":[28],"Field":[29],"Programmable":[30],"Gate":[31],"Array":[32],"(FPGA).":[33],"In":[34],"this":[35],"paper,":[36],"we":[37],"propose":[38],"an":[39],"automated":[40],"framework":[41],"for":[42,52],"SST-based":[43],"architectures":[44],"capable":[45],"achieving":[47],"the":[48,59,66,72,79,83,97,100],"maximum":[49],"level":[51],"given":[54],"FPGA":[55],"device":[56],"through":[57],"1)":[58],"maximization":[60],"basic":[62],"modules":[63],"instantiated":[64],"design":[67,73,84,91],"and":[68,95],"2)":[69],"optimization":[70],"floorplanning.":[74],"Experimental":[75],"results":[76],"show":[77],"that":[78],"proposed":[80],"approach":[81],"reduces":[82],"time":[85],"up":[86],"to":[87],"15\u00d7":[88],"w.r.t.":[89],"naive":[90],"space":[92],"exploration":[93],"approaches,":[94],"improves":[96],"13%.":[101]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}