{"id":"https://openalex.org/W4236848524","doi":"https://doi.org/10.23919/fpl.2017.8056760","title":"Evaluating high-level design strategies on FPGAs for high-performance computing","display_name":"Evaluating high-level design strategies on FPGAs for high-performance computing","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W4236848524","doi":"https://doi.org/10.23919/fpl.2017.8056760"},"language":"en","primary_location":{"id":"doi:10.23919/fpl.2017.8056760","is_oa":false,"landing_page_url":"https://doi.org/10.23919/fpl.2017.8056760","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035985391","display_name":"Artur Podobas","orcid":"https://orcid.org/0000-0001-5452-6794"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Artur Podobas","raw_affiliation_strings":["Tokyo Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073830951","display_name":"Hamid Reza Zohouri","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hamid Reza Zohouri","raw_affiliation_strings":["Tokyo Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035025604","display_name":"Naoya Maruyama","orcid":null},"institutions":[{"id":"https://openalex.org/I4210129730","display_name":"RIKEN Center for Computational Science","ror":"https://ror.org/03r519674","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210110652","https://openalex.org/I4210129730"]},{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Naoya Maruyama","raw_affiliation_strings":["RIKEN Advanced Institute for Computational Science","Tokyo Institute of Technology"],"affiliations":[{"raw_affiliation_string":"RIKEN Advanced Institute for Computational Science","institution_ids":["https://openalex.org/I4210129730"]},{"raw_affiliation_string":"Tokyo Institute of Technology","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100634486","display_name":"Satoshi Matsuoka","orcid":"https://orcid.org/0000-0003-1910-8532"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Satoshi Matsuoka","raw_affiliation_strings":["Tokyo Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5035985391"],"corresponding_institution_ids":["https://openalex.org/I114531698"],"apc_list":null,"apc_paid":null,"fwci":1.1266,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.8077152,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7316641211509705},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7231433987617493},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.583651602268219},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.4897489547729492},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.41646474599838257},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.415410578250885},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3019571304321289}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7316641211509705},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7231433987617493},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.583651602268219},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.4897489547729492},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.41646474599838257},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.415410578250885},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3019571304321289}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/fpl.2017.8056760","is_oa":false,"landing_page_url":"https://doi.org/10.23919/fpl.2017.8056760","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"},{"id":"https://openalex.org/F4320338075","display_name":"Core Research for Evolutional Science and Technology","ror":"https://ror.org/00097mb19"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1967643283","https://openalex.org/W1995207020","https://openalex.org/W2000921084","https://openalex.org/W2008991261","https://openalex.org/W2018055497","https://openalex.org/W2080592089","https://openalex.org/W2097537332","https://openalex.org/W2116514950","https://openalex.org/W2343695530","https://openalex.org/W2470874542","https://openalex.org/W4246362357","https://openalex.org/W4252821989","https://openalex.org/W6720172291"],"related_works":["https://openalex.org/W1599154403","https://openalex.org/W1612076744","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1967938402","https://openalex.org/W2139962137","https://openalex.org/W2126857316","https://openalex.org/W2113308450","https://openalex.org/W1522032972","https://openalex.org/W2386041993"],"abstract_inverted_index":{"Field-Programmable":[0],"Gate":[1],"Arrays":[2],"(FPGAs)":[3],"are":[4,38],"gaining":[5],"considerable":[6],"momentum":[7],"in":[8,12,61,71,149],"mainstream":[9],"high-performance":[10,72],"systems":[11,78,90],"recent":[13],"years":[14],"due":[15,31],"to":[16,28,32,40,57,68,97,111,158,170,173,188],"their":[17],"flexibility":[18],"and":[19,34,79,101,103,116],"low":[20],"power":[21],"consumption.":[22],"Still,":[23],"FPGAs":[24,58,70],"remain":[25],"largely":[26],"unavailable":[27],"software":[29,49],"programmers":[30],"programming":[33,99],"debugging":[35],"difficulties":[36],"that":[37,47,128],"inherent":[39],"standard":[41],"Hardware":[42],"Description":[43],"Languages.":[44],"The":[45,89],"performance":[46,139,155,191],"hardware-oblivious":[48],"engineers":[50],"can":[51],"expect":[52],"from":[53,84,105],"migrating":[54],"legacy":[55],"code":[56],"remains":[59],"shrouded":[60],"mystery.":[62],"To":[63],"gain":[64],"insight":[65],"on":[66],"how":[67],"use":[69],"computing,":[73],"we":[74,91,152,163],"created":[75],"four":[76],"different":[77],"evaluated":[80,92],"them":[81],"using":[82,114,120],"benchmarks":[83],"the":[85,129,142,150],"Rodinia":[86],"benchmark":[87],"suite.":[88],"were":[93],"diverse":[94],"with":[95,145,192],"respect":[96],"both":[98],"model":[100],"generality,":[102],"range":[104],"a":[106],"custom-built":[107],"30-core":[108],"manycore":[109,186],"system":[110,187],"FSM-based":[112],"accelerators":[113],"LegUP":[115],"deep":[117],"data-flow":[118],"pipelines":[119],"Intel":[121,165],"FPGA":[122,166],"SDK":[123,167],"for":[124,168],"OpenCL.":[125],"We":[126,181],"found":[127,164,183],"original":[130],"version":[131],"of":[132,141,176],"LegUp":[133],"does":[134],"not":[135],"achieve":[136],"very":[137],"good":[138],"out":[140],"box;":[143],"still,":[144],"some":[146],"non-trivial":[147],"modification":[148],"architecture,":[151],"improved":[153],"its":[154],"by":[156],"up":[157,172],"10":[159],"times.":[160],"Despite":[161],"this,":[162],"OpenCL":[169],"perform":[171],"two":[174],"orders":[175],"magnitude":[177],"faster":[178],"than":[179],"LegUp.":[180,193],"also":[182],"our":[184],"general-purpose":[185],"have":[189],"comparable":[190]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}