{"id":"https://openalex.org/W2767862837","doi":"https://doi.org/10.23919/fmcad.2017.8102261","title":"Estimating worst-case latency of on-chip interconnects with formal simulation","display_name":"Estimating worst-case latency of on-chip interconnects with formal simulation","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2767862837","doi":"https://doi.org/10.23919/fmcad.2017.8102261","mag":"2767862837"},"language":"en","primary_location":{"id":"doi:10.23919/fmcad.2017.8102261","is_oa":false,"landing_page_url":"https://doi.org/10.23919/fmcad.2017.8102261","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 Formal Methods in Computer Aided Design (FMCAD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067135306","display_name":"Freek Verbeek","orcid":"https://orcid.org/0000-0002-6625-1123"},"institutions":[{"id":"https://openalex.org/I145872427","display_name":"Radboud University Nijmegen","ror":"https://ror.org/016xsfp80","country_code":"NL","type":"education","lineage":["https://openalex.org/I145872427"]},{"id":"https://openalex.org/I7876267","display_name":"Open University of the Netherlands","ror":"https://ror.org/018dfmf50","country_code":"NL","type":"education","lineage":["https://openalex.org/I7876267"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Freek Verbeek","raw_affiliation_strings":["Open University of the Netherlands, Radboud University, Nijmegen"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Open University of the Netherlands, Radboud University, Nijmegen","institution_ids":["https://openalex.org/I145872427","https://openalex.org/I7876267"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029828768","display_name":"Nik\u00e8 van Vugt","orcid":null},"institutions":[{"id":"https://openalex.org/I7876267","display_name":"Open University of the Netherlands","ror":"https://ror.org/018dfmf50","country_code":"NL","type":"education","lineage":["https://openalex.org/I7876267"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Nike van Vugt","raw_affiliation_strings":["Open University of the Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Open University of the Netherlands","institution_ids":["https://openalex.org/I7876267"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2248,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.41141079,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"204","last_page":"211"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8462789058685303},{"id":"https://openalex.org/keywords/network-calculus","display_name":"Network calculus","score":0.6891769170761108},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6877821683883667},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.6342902779579163},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.5410796999931335},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5073031783103943},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.48129144310951233},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46068763732910156},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.44576844573020935},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4448775351047516},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4317830801010132},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.40520668029785156},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2623596787452698},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.25198712944984436},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18431273102760315},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18193504214286804},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09831717610359192}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8462789058685303},{"id":"https://openalex.org/C2778693205","wikidata":"https://www.wikidata.org/wiki/Q7000967","display_name":"Network calculus","level":3,"score":0.6891769170761108},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6877821683883667},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.6342902779579163},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.5410796999931335},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5073031783103943},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.48129144310951233},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46068763732910156},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.44576844573020935},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4448775351047516},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4317830801010132},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.40520668029785156},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2623596787452698},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.25198712944984436},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18431273102760315},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18193504214286804},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09831717610359192},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C5119721","wikidata":"https://www.wikidata.org/wiki/Q220501","display_name":"Quality of service","level":2,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.23919/fmcad.2017.8102261","is_oa":false,"landing_page_url":"https://doi.org/10.23919/fmcad.2017.8102261","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 Formal Methods in Computer Aided Design (FMCAD)","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.ubn.ru.nl:2066/178783","is_oa":false,"landing_page_url":"https://hdl.handle.net/2066/178783","pdf_url":null,"source":{"id":"https://openalex.org/S4306401067","display_name":"Radboud Repository (Radboud University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145872427","host_organization_name":"Radboud University Nijmegen","host_organization_lineage":["https://openalex.org/I145872427"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article in monograph or in proceedings"},{"id":"pmh:oai:research.ou.nl:publications/9ee24d85-8dfa-46cb-8f2f-d6dc7d70b917","is_oa":false,"landing_page_url":"https://hdl.handle.net/1820/9ee24d85-8dfa-46cb-8f2f-d6dc7d70b917","pdf_url":null,"source":{"id":"https://openalex.org/S4306401002","display_name":"DSpace (Open University in the Netherlands)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I7876267","host_organization_name":"Open University of the Netherlands","host_organization_lineage":["https://openalex.org/I7876267"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Verbeek, F & van Vugt - Hage, N 2017, Estimating worst-case latency of on-chip interconnects with formal simulation. in D Stewart & G Weissenbacher (eds), Proceedings of the 17th Conference on Formal Methods in Computer-Aided Design (FMCAD 2017) : TU Wien, Vienna, Austria, October 2-6, 2017. IEEE, pp. 204-211. https://doi.org/10.23919/FMCAD.2017.8102261","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:ou:oai:research.ou.nl:publications/9ee24d85-8dfa-46cb-8f2f-d6dc7d70b917","is_oa":false,"landing_page_url":"https://research.ou.nl/en/publications/9ee24d85-8dfa-46cb-8f2f-d6dc7d70b917","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the 17th Conference on Formal Methods in Computer-Aided Design (FMCAD 2017): TU Wien, Vienna, Austria, October 2-6, 2017, 204 - 211","raw_type":"info:eu-repo/semantics/conferencepaper"},{"id":"pmh:ru:oai:repository.ubn.ru.nl:2066/178783","is_oa":false,"landing_page_url":"http://hdl.handle.net/2066/178783","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Stewart, D. (ed.), FMCAD 17 :Proceedings of the 17th Conference on Formal Methods in Computer-Aided Design (FMCAD 2017) TU Wien, Vienna, Austria, October 2-6, 2017, 204 - 211. New York : ACM;IEEE","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W286180223","https://openalex.org/W1505822854","https://openalex.org/W1970569299","https://openalex.org/W1984509316","https://openalex.org/W2024390509","https://openalex.org/W2106192381","https://openalex.org/W2118231264","https://openalex.org/W2147206873","https://openalex.org/W2152150905","https://openalex.org/W2167195657","https://openalex.org/W2324431032","https://openalex.org/W2381208506","https://openalex.org/W2540500304","https://openalex.org/W3139271637","https://openalex.org/W4244705237","https://openalex.org/W4251940518"],"related_works":["https://openalex.org/W3045851897","https://openalex.org/W161255303","https://openalex.org/W1544097700","https://openalex.org/W1488573418","https://openalex.org/W2152752131","https://openalex.org/W1922520186","https://openalex.org/W1946493810","https://openalex.org/W1994222400","https://openalex.org/W2391979747","https://openalex.org/W2981877881"],"abstract_inverted_index":{"Latency":[0],"is":[1,72],"a":[2,11,63,122,137,145,163],"major":[3],"issue":[4],"in":[5],"the":[6,97,109],"design":[7],"and":[8,22,54,158],"validation":[9],"of":[10,76,99,112,119,124,144],"Network-on-Chip":[12],"(NoC).":[13],"Various":[14],"techniques":[15],"for":[16,86,160],"establishing":[17],"latency":[18,44],"bounds":[19,45],"exist.":[20],"Formal":[21],"mathematical":[23],"methods,":[24,106],"such":[25],"as":[26],"network":[27],"calculus,":[28],"can":[29,39,167],"be":[30,40,168],"used":[31,41],"to":[32,42,82,103,114,117],"analyze":[33],"an":[34,59,131],"NoC":[35],"model.":[36],"Simulation-based":[37],"methods":[38,85],"estimate":[43],"by":[46],"exploring":[47],"reachable":[48],"states.":[49],"Both":[50],"have":[51],"their":[52],"advantages":[53],"disadvantages.":[55],"This":[56],"paper":[57],"presents":[58],"approach":[60,71,129],"that":[61,151,159],"finds":[62],"middle":[64],"ground":[65],"between":[66],"these":[67],"two":[68],"worlds.":[69],"Our":[70],"based":[73],"on":[74,130,142],"simulation":[75],"high-level":[77],"formal":[78,84],"models.":[79],"In":[80,101],"contrast":[81,102],"traditional":[83,104],"worst-case":[87,164],"latency,":[88],"we":[89,107],"do":[90],"not":[91],"require":[92],"error-prone":[93],"manual":[94],"computation":[95],"or":[96,153],"absence":[98],"cycles.":[100],"simulation-based":[105],"leverage":[108],"high":[110],"level":[111],"abstraction":[113],"explore":[115],"up":[116],"billions":[118],"states":[120],"within":[121,170],"couple":[123],"hours.":[125],"We":[126,149],"apply":[127],"our":[128],"8":[132],"core":[133],"case":[134],"study":[135],"where":[136],"simple":[138],"cache":[139],"protocol":[140],"runs":[141],"top":[143],"ring-based":[146],"Spidergon":[147],"architecture.":[148],"show":[150],"deadlocks":[152],"starvations":[154],"are":[155],"easily":[156],"found,":[157],"live":[161],"networks":[162],"bound":[165],"estimation":[166],"produced":[169],"reasonable":[171],"time.":[172]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}