{"id":"https://openalex.org/W2943957825","doi":"https://doi.org/10.23919/elinfocom.2019.8706389","title":"DRAM Effects on the Embedded Processor Performance","display_name":"DRAM Effects on the Embedded Processor Performance","publication_year":2019,"publication_date":"2019-01-01","ids":{"openalex":"https://openalex.org/W2943957825","doi":"https://doi.org/10.23919/elinfocom.2019.8706389","mag":"2943957825"},"language":"en","primary_location":{"id":"doi:10.23919/elinfocom.2019.8706389","is_oa":false,"landing_page_url":"https://doi.org/10.23919/elinfocom.2019.8706389","pdf_url":null,"source":{"id":"https://openalex.org/S4306498533","display_name":"2019 International Conference on Electronics, Information, and Communication (ICEIC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on Electronics, Information, and Communication (ICEIC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103224943","display_name":"Jongbok Lee","orcid":"https://orcid.org/0009-0005-6788-1791"},"institutions":[{"id":"https://openalex.org/I24214720","display_name":"Hansung University","ror":"https://ror.org/048m9x696","country_code":"KR","type":"education","lineage":["https://openalex.org/I24214720"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jongbok Lee","raw_affiliation_strings":["Electronics Track, Hansung University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics Track, Hansung University","institution_ids":["https://openalex.org/I24214720"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5103224943"],"corresponding_institution_ids":["https://openalex.org/I24214720"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03281608,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9422973394393921},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7254242897033691},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.638124942779541},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6071951389312744},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.47442784905433655},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3408656418323517},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2855978012084961},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.16943728923797607}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9422973394393921},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7254242897033691},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.638124942779541},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6071951389312744},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.47442784905433655},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3408656418323517},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2855978012084961},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.16943728923797607},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/elinfocom.2019.8706389","is_oa":false,"landing_page_url":"https://doi.org/10.23919/elinfocom.2019.8706389","pdf_url":null,"source":{"id":"https://openalex.org/S4306498533","display_name":"2019 International Conference on Electronics, Information, and Communication (ICEIC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on Electronics, Information, and Communication (ICEIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2034861439","https://openalex.org/W4232751114","https://openalex.org/W6659004162"],"related_works":["https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W4297812927","https://openalex.org/W2335743642","https://openalex.org/W2800412005","https://openalex.org/W1976244802","https://openalex.org/W4386903460","https://openalex.org/W1992487929","https://openalex.org/W2083934844"],"abstract_inverted_index":{"The":[0],"importance":[1],"of":[2,12,83],"DRAM,":[3],"which":[4,87],"has":[5,20,30,74],"a":[6,50,91],"great":[7],"influence":[8],"on":[9,28,90],"the":[10,81,84,94],"performance":[11,42],"an":[13,17,64],"embedded":[14,18,40,65,96],"processor":[15,41,66],"constituting":[16],"system,":[19],"been":[21,31,75],"increasing":[22],"day":[23],"by":[24],"day,":[25],"and":[26,36],"research":[27],"DRAM":[29,53,72,85],"actively":[32],"conducted":[33],"in":[34,55],"industry":[35],"academia.":[37],"When":[38],"evaluating":[39],"through":[43],"simulations,":[44],"it":[45],"is":[46,99],"important":[47],"to":[48,57,79],"have":[49],"more":[51],"accurate":[52],"model":[54,86],"order":[56,78],"obtain":[58],"reliable":[59],"results.":[60],"In":[61,77],"this":[62],"paper,":[63],"simulator":[67,73],"that":[68],"can":[69],"interwork":[70],"with":[71],"developed.":[76],"analyze":[80],"effects":[82],"operates":[88],"correctly":[89],"cycle-by-cycle":[92],"basis,":[93],"MiBench":[95],"benchmark":[97],"program":[98],"used.":[100]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}