{"id":"https://openalex.org/W2944041881","doi":"https://doi.org/10.23919/elinfocom.2019.8706340","title":"Design of Analog and Digital Hybrid MAC Circuit for Artificial Neural Networks","display_name":"Design of Analog and Digital Hybrid MAC Circuit for Artificial Neural Networks","publication_year":2019,"publication_date":"2019-01-01","ids":{"openalex":"https://openalex.org/W2944041881","doi":"https://doi.org/10.23919/elinfocom.2019.8706340","mag":"2944041881"},"language":"en","primary_location":{"id":"doi:10.23919/elinfocom.2019.8706340","is_oa":false,"landing_page_url":"https://doi.org/10.23919/elinfocom.2019.8706340","pdf_url":null,"source":{"id":"https://openalex.org/S4306498533","display_name":"2019 International Conference on Electronics, Information, and Communication (ICEIC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on Electronics, Information, and Communication (ICEIC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110724967","display_name":"Ki-Hyuk Park","orcid":null},"institutions":[{"id":"https://openalex.org/I142401562","display_name":"Electronics and Telecommunications Research Institute","ror":"https://ror.org/03ysstz10","country_code":"KR","type":"facility","lineage":["https://openalex.org/I142401562","https://openalex.org/I2801339556","https://openalex.org/I4210144908","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Ki-Hyuk Park","raw_affiliation_strings":["Processor Research Group, Electronics and Telecommunications Research Institute, Daejeon, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Processor Research Group, Electronics and Telecommunications Research Institute, Daejeon, Republic of Korea","institution_ids":["https://openalex.org/I142401562"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103117445","display_name":"Minhyung Cho","orcid":null},"institutions":[{"id":"https://openalex.org/I142401562","display_name":"Electronics and Telecommunications Research Institute","ror":"https://ror.org/03ysstz10","country_code":"KR","type":"facility","lineage":["https://openalex.org/I142401562","https://openalex.org/I2801339556","https://openalex.org/I4210144908","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Min-Hyung Cho","raw_affiliation_strings":["Processor Research Group, Electronics and Telecommunications Research Institute, Daejeon, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Processor Research Group, Electronics and Telecommunications Research Institute, Daejeon, Republic of Korea","institution_ids":["https://openalex.org/I142401562"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113937645","display_name":"Young-Deuk Jeon","orcid":null},"institutions":[{"id":"https://openalex.org/I142401562","display_name":"Electronics and Telecommunications Research Institute","ror":"https://ror.org/03ysstz10","country_code":"KR","type":"facility","lineage":["https://openalex.org/I142401562","https://openalex.org/I2801339556","https://openalex.org/I4210144908","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Young-Deuk Jeon","raw_affiliation_strings":["Processor Research Group, Electronics and Telecommunications Research Institute, Daejeon, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Processor Research Group, Electronics and Telecommunications Research Institute, Daejeon, Republic of Korea","institution_ids":["https://openalex.org/I142401562"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100318495","display_name":"Joohyun Lee","orcid":"https://orcid.org/0000-0002-7698-1568"},"institutions":[{"id":"https://openalex.org/I142401562","display_name":"Electronics and Telecommunications Research Institute","ror":"https://ror.org/03ysstz10","country_code":"KR","type":"facility","lineage":["https://openalex.org/I142401562","https://openalex.org/I2801339556","https://openalex.org/I4210144908","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Joo-Hyun Lee","raw_affiliation_strings":["Processor Research Group, Electronics and Telecommunications Research Institute, Daejeon, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Processor Research Group, Electronics and Telecommunications Research Institute, Daejeon, Republic of Korea","institution_ids":["https://openalex.org/I142401562"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I142401562"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7642114162445068},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.6709387302398682},{"id":"https://openalex.org/keywords/physical-neural-network","display_name":"Physical neural network","score":0.5330817699432373},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5282891392707825},{"id":"https://openalex.org/keywords/preprocessor","display_name":"Preprocessor","score":0.5262890458106995},{"id":"https://openalex.org/keywords/spiking-neural-network","display_name":"Spiking neural network","score":0.5103644728660583},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4639871120452881},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.44302380084991455},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4107429087162018},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.41054025292396545},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3302733302116394},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3294869661331177},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.32813912630081177},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3213653564453125},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3098527193069458},{"id":"https://openalex.org/keywords/time-delay-neural-network","display_name":"Time delay neural network","score":0.2698371410369873},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2659665048122406},{"id":"https://openalex.org/keywords/types-of-artificial-neural-networks","display_name":"Types of artificial neural networks","score":0.18984341621398926},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.17660057544708252},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17141160368919373}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7642114162445068},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6709387302398682},{"id":"https://openalex.org/C33766855","wikidata":"https://www.wikidata.org/wiki/Q7189618","display_name":"Physical neural network","level":5,"score":0.5330817699432373},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5282891392707825},{"id":"https://openalex.org/C34736171","wikidata":"https://www.wikidata.org/wiki/Q918333","display_name":"Preprocessor","level":2,"score":0.5262890458106995},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.5103644728660583},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4639871120452881},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.44302380084991455},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4107429087162018},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.41054025292396545},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3302733302116394},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3294869661331177},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.32813912630081177},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3213653564453125},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3098527193069458},{"id":"https://openalex.org/C175202392","wikidata":"https://www.wikidata.org/wiki/Q2434543","display_name":"Time delay neural network","level":3,"score":0.2698371410369873},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2659665048122406},{"id":"https://openalex.org/C177973122","wikidata":"https://www.wikidata.org/wiki/Q7860946","display_name":"Types of artificial neural networks","level":4,"score":0.18984341621398926},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.17660057544708252},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17141160368919373},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/elinfocom.2019.8706340","is_oa":false,"landing_page_url":"https://doi.org/10.23919/elinfocom.2019.8706340","pdf_url":null,"source":{"id":"https://openalex.org/S4306498533","display_name":"2019 International Conference on Electronics, Information, and Communication (ICEIC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on Electronics, Information, and Communication (ICEIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2167307228","https://openalex.org/W2521912036","https://openalex.org/W2725092576","https://openalex.org/W2829683544","https://openalex.org/W3104899488"],"related_works":["https://openalex.org/W4214838687","https://openalex.org/W4389387102","https://openalex.org/W4233378725","https://openalex.org/W3121094983","https://openalex.org/W2607198133","https://openalex.org/W4385934266","https://openalex.org/W4361858156","https://openalex.org/W2797459650","https://openalex.org/W4387895501","https://openalex.org/W4390551531"],"abstract_inverted_index":{"Demand":[0],"for":[1,5,27,46,77],"high-performance":[2],"hardware":[3,75],"acceleration":[4],"machine":[6],"learning":[7],"applications":[8],"is":[9],"increasing":[10],"rapidly.":[11],"This":[12],"paper":[13],"presents":[14],"a":[15,70],"low":[16,61],"power":[17,62],"analog":[18,38,51],"and":[19,24,43,63],"digital":[20,41],"hybrid":[21,56],"MAC":[22,33,57,66],"(Multiply":[23],"Accumulation)":[25],"circuit":[26,34,58],"artificial":[28,78],"neural":[29,79],"networks.":[30,80],"The":[31],"proposed":[32],"consists":[35],"of":[36,48],"an":[37],"synapse":[39,52],"unit,":[40],"preprocessing":[42],"postprocessing":[44],"unit":[45],"support":[47],"the":[49,55],"parallel":[50],"cores.":[53],"As":[54],"supports":[59],"relatively":[60],"fast":[64],"multiple":[65],"operations,":[67],"it":[68],"provides":[69],"good":[71],"advantage":[72],"in":[73],"developing":[74],"accelerator":[76]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}