{"id":"https://openalex.org/W7163531665","doi":"https://doi.org/10.23919/date69613.2026.11539671","title":"StreamNTT: A High-Throughput, HLS-Based Streaming NTT Accelerator for HBM-Equipped FPGAs","display_name":"StreamNTT: A High-Throughput, HLS-Based Streaming NTT Accelerator for HBM-Equipped FPGAs","publication_year":2026,"publication_date":"2026-04-20","ids":{"openalex":"https://openalex.org/W7163531665","doi":"https://doi.org/10.23919/date69613.2026.11539671"},"language":null,"primary_location":{"id":"doi:10.23919/date69613.2026.11539671","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date69613.2026.11539671","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047734813","display_name":"Young Choi","orcid":"https://orcid.org/0000-0001-5829-4425"},"institutions":[{"id":"https://openalex.org/I191879574","display_name":"Inha University","ror":"https://ror.org/01easw929","country_code":"KR","type":"education","lineage":["https://openalex.org/I191879574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Young-Kyu Choi","raw_affiliation_strings":["Inha University,Department of Computer Engineering,Incheon,South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Inha University,Department of Computer Engineering,Incheon,South Korea","institution_ids":["https://openalex.org/I191879574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137881160","display_name":"Hyunwoo Park","orcid":null},"institutions":[{"id":"https://openalex.org/I191879574","display_name":"Inha University","ror":"https://ror.org/01easw929","country_code":"KR","type":"education","lineage":["https://openalex.org/I191879574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyunwoo Park","raw_affiliation_strings":["Inha University,Department of Computer Engineering,Incheon,South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Inha University,Department of Computer Engineering,Incheon,South Korea","institution_ids":["https://openalex.org/I191879574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024704138","display_name":"Wei He","orcid":"https://orcid.org/0000-0003-3410-0643"},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei He","raw_affiliation_strings":["Rochester Institute of Technology,Department of Electrical and Microelectronic Engineering,Rochester,NY,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rochester Institute of Technology,Department of Electrical and Microelectronic Engineering,Rochester,NY,USA","institution_ids":["https://openalex.org/I155173764"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090232084","display_name":"Sunwoong Kim","orcid":"https://orcid.org/0000-0002-1471-0228"},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sunwoong Kim","raw_affiliation_strings":["Rochester Institute of Technology,Department of Electrical and Microelectronic Engineering,Rochester,NY,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rochester Institute of Technology,Department of Electrical and Microelectronic Engineering,Rochester,NY,USA","institution_ids":["https://openalex.org/I155173764"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.27219998836517334,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.27219998836517334,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.18790000677108765,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.15870000422000885,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4140999913215637},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.29409998655319214},{"id":"https://openalex.org/keywords/window","display_name":"Window (computing)","score":0.2442999929189682},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.24330000579357147}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5913000106811523},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42829999327659607},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4140999913215637},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.29409998655319214},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2935999929904938},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26649999618530273},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.25200000405311584},{"id":"https://openalex.org/C2778751112","wikidata":"https://www.wikidata.org/wiki/Q835016","display_name":"Window (computing)","level":2,"score":0.2442999929189682},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.24330000579357147},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.24009999632835388}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date69613.2026.11539671","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date69613.2026.11539671","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 Design, Automation & Test in Europe Conference (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7608153820037842,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320671","display_name":"National Research Foundation","ror":"https://ror.org/05s0g1g46"},{"id":"https://openalex.org/F4320321370","display_name":"Inha University","ror":"https://ror.org/01easw929"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2061171222","https://openalex.org/W3007841246","https://openalex.org/W3013093367","https://openalex.org/W3013574053","https://openalex.org/W3035754681","https://openalex.org/W3065439923","https://openalex.org/W3130309348","https://openalex.org/W3168353929","https://openalex.org/W4229014338","https://openalex.org/W4285264388","https://openalex.org/W4308575787","https://openalex.org/W4312428205","https://openalex.org/W4387129570","https://openalex.org/W4389109055","https://openalex.org/W4393144920","https://openalex.org/W4400227539","https://openalex.org/W4404134271","https://openalex.org/W4410810258"],"related_works":[],"abstract_inverted_index":{"Lattice-based":[0],"post-quantum":[1],"cryptography":[2],"(PQC)":[3],"relies":[4],"extensively":[5],"on":[6],"the":[7,55,59,67,126,130],"number-theoretic":[8],"transform":[9],"(NTT),":[10],"and":[11,83,104,121,140],"large-scale":[12],"deployments":[13],"require":[14],"throughput-optimized":[15],"accelerators":[16],"capable":[17],"of":[18,21,69,138,144],"computing":[19],"thousands":[20],"NTTs":[22],"per":[23],"session.":[24],"To":[25],"address":[26],"this":[27],"need,":[28],"we":[29,74,93,107],"present":[30,108],"StreamNTT,":[31],"a":[32,87,95,109,136,142,161],"high-throughput":[33],"NTT":[34,60,153],"accelerator":[35],"developed":[36],"using":[37],"high-level":[38],"synthesis":[39],"(HLS)":[40],"for":[41,114,164],"field-programmable":[42],"gate":[43],"arrays":[44],"(FPGAs)":[45],"equipped":[46],"with":[47,117],"high":[48],"bandwidth":[49],"memory":[50],"(HBM).":[51],"StreamNTT":[52,159],"effectively":[53],"leverages":[54],"parallelism":[56,112],"inherent":[57],"in":[58],"by":[61,135],"overcoming":[62],"several":[63],"obstacles":[64],"that":[65,79,99],"limit":[66],"scalability":[68],"streaming":[70],"dataflow":[71],"designs.":[72],"Specifically,":[73],"introduce":[75],"HLS-friendly":[76],"butterfly":[77,81,96],"units":[78],"integrate":[80],"computation":[82],"reorder":[84],"buffering":[85],"into":[86],"single":[88],"pipelined":[89],"loop.":[90],"In":[91],"addition,":[92],"propose":[94],"merging":[97],"strategy":[98],"reduces":[100],"first-in,":[101],"first-out":[102],"channels":[103,120],"buffers.":[105],"Finally,":[106],"placement-aware":[110],"instance-level":[111],"scheme":[113],"FPGA":[115],"platforms":[116],"multiple":[118],"HBM":[119],"super":[122],"logic":[123],"regions.":[124],"On":[125],"Alveo":[127],"U280":[128],"platform,":[129],"proposed":[131],"optimizations":[132],"improve":[133],"throughput":[134],"factor":[137],"7.2":[139],"achieve":[141],"speedup":[143],"more":[145],"than":[146],"2.7":[147],"times":[148],"compared":[149],"to":[150],"state-of-the-art":[151],"FPGA-based":[152],"accelerators.":[154],"As":[155],"an":[156],"open-source":[157],"design,":[158],"establishes":[160],"scalable":[162],"foundation":[163],"advancing":[165],"high-performance":[166],"PQC":[167],"acceleration.":[168]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-06-05T00:00:00"}