{"id":"https://openalex.org/W7163541600","doi":"https://doi.org/10.23919/date69613.2026.11539626","title":"MACAM: A Flexible Computing-in-Memory Accelerator for Sparse Matrix-Dense Vector Multiplication","display_name":"MACAM: A Flexible Computing-in-Memory Accelerator for Sparse Matrix-Dense Vector Multiplication","publication_year":2026,"publication_date":"2026-04-01","ids":{"openalex":"https://openalex.org/W7163541600","doi":"https://doi.org/10.23919/date69613.2026.11539626"},"language":null,"primary_location":{"id":"doi:10.23919/date69613.2026.11539626","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date69613.2026.11539626","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 Design, Automation &amp; Test in Europe Conference (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100430876","display_name":"Xi Zhang","orcid":"https://orcid.org/0000-0003-3415-5345"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyu Zhang","raw_affiliation_strings":["Institute of Computing Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012852550","display_name":"R X Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rui Liu","raw_affiliation_strings":["Institute of Computing Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069146197","display_name":"Zerun Li","orcid":"https://orcid.org/0000-0002-7672-0667"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zerun Li","raw_affiliation_strings":["Institute of Computing Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111302581","display_name":"Y Han","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yinhe Han","raw_affiliation_strings":["Institute of Computing Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014593963","display_name":"X S Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoming Chen","raw_affiliation_strings":["Institute of Computing Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology","institution_ids":["https://openalex.org/I4210090176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210090176"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.54431513,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.4876999855041504,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.4876999855041504,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.25529998540878296,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.035999998450279236,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.35600000619888306},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.2628999948501587},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.25679999589920044},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.2556000053882599}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5292999744415283},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.45159998536109924},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.35600000619888306},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.31869998574256897},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2840000092983246},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.2628999948501587},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.25679999589920044},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.2556000053882599},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.25429999828338623},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2542000114917755}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date69613.2026.11539626","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date69613.2026.11539626","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 Design, Automation &amp; Test in Europe Conference (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1515144947","https://openalex.org/W1982064072","https://openalex.org/W2035080386","https://openalex.org/W2105408739","https://openalex.org/W2127111677","https://openalex.org/W2137862082","https://openalex.org/W2146591355","https://openalex.org/W2292965952","https://openalex.org/W2883084140","https://openalex.org/W2962903741","https://openalex.org/W3043072009","https://openalex.org/W3131215857","https://openalex.org/W3186511633","https://openalex.org/W3195003484","https://openalex.org/W3211445324","https://openalex.org/W3214560281","https://openalex.org/W4206625779","https://openalex.org/W4234604932","https://openalex.org/W4379116088","https://openalex.org/W4386764804","https://openalex.org/W4392309078","https://openalex.org/W4393407064","https://openalex.org/W4404133730","https://openalex.org/W4404955734"],"related_works":[],"abstract_inverted_index":{"Sparse":[0],"Matrix-Dense":[1],"Vector":[2],"Multiplication":[3],"(SpMV)":[4],"is":[5,11,18],"an":[6,21],"important":[7],"computational":[8],"primitive":[9],"which":[10],"bounded":[12],"by":[13],"memory":[14],"bandwidth.":[15],"Computing-in-memory":[16],"(CIM)":[17],"regarded":[19],"as":[20],"effective":[22],"approach":[23,91,114],"to":[24,29,42,78,95,115],"reduce":[25],"data":[26,89,98],"movement.":[27],"Due":[28],"the":[30,48,79,82,97,118,134],"lack":[31],"of":[32,50,67,81,101,120],"flexibility":[33],"in":[34],"architectural":[35],"design,":[36],"current":[37],"CIM-based":[38,58,154],"SpMV":[39,155],"accelerators":[40],"struggle":[41],"simultaneously":[43],"support":[44],"high-parallelism":[45],"computations":[46],"and":[47,111,129,141,144,146],"storage":[49,99,109],"irregular":[51],"sparse":[52,73,83,108],"data.":[53],"We":[54,85,104],"propose":[55,86,106],"a":[56,87,107,112],"flexible":[57],"accelerator":[59],"named":[60],"MACAM":[61,68,94,125,137],"for":[62],"high-precision":[63],"SpMV.":[64],"Each":[65],"array":[66],"can":[69],"be":[70],"configured":[71],"into":[72],"or":[74],"dense":[75],"modes":[76],"according":[77],"local-sparsity":[80],"matrix.":[84],"unified":[88],"layout":[90],"that":[92,124],"enables":[93],"meet":[96],"requirements":[100],"different":[102],"modes.":[103],"also":[105,138],"format":[110],"workload-balancing":[113],"further":[116],"improve":[117],"performance":[119],"MACAM.":[121],"Experiments":[122],"show":[123],"achieves":[126,139],"167.26\u00d7":[127],"speedup":[128,143],"286.04\u00d7":[130],"energy":[131,148],"saving":[132,149],"over":[133],"GPU":[135],"baseline.":[136],"97.41\u00d7":[140],"6.56\u00d7":[142],"213.65\u00d7":[145],"10.06\u00d7":[147],"compared":[150],"with":[151],"two":[152],"state-of-the-art":[153],"accelerators.":[156]},"counts_by_year":[],"updated_date":"2026-08-13T07:04:57.449891","created_date":"2026-06-05T00:00:00"}
